



3.3V CMOS 20-BIT REGISTER WITH CLOCK ENABLE

IDT74FCT16V721


FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range or
Vcc = 2.7V to 3.6V, Extended Range
Vcc = 2.5V ± 0.2V
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP and TSSOP Packages


DESCRIPTION:

The FCT16V721 20-bit register is built using advanced dual metal CMOS technology. These high speed devices have been designed for use in high speed, synchronous, memory driving applications. A common clock enable allows memory bank select for memory interleaving applications. The signal skew between output pins is typically less than 250ps, giving a high level of predictability to system timing.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	−0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	−0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	−65 to +150	°C
I _{OUT}	DC Output Current	−60 to +60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Non-bus-hold input terminals and V_{CC} terminals.
- Output, I/O terminals, and bus-hold input terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	3.5	8	pF

3v16-link

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
$\overline{OE}$	3-State Output Enable Input (Active LOW)
D _x	Data Inputs
Q _x	3-State Outputs
CLK	Clock Input
$\overline{CLKEN}$	Clock Enable Input

FUNCTION TABLE⁽¹⁾

Inputs				Outputs
$\overline{OE}$	$\overline{CLKEN}$	CLK	D _x	Q _x
L	H	X	X	Q ₀
L	L	↑	H	H
L	L	↑	L	L
L	L	L	X	Q ₀
H	X	X	X	Z

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
Q₀ = Output level before the indicated steady-state conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V}$ to 2.7V		1.7	—	3.6	V
		$V_{CC} = 2.7\text{V}$ to 3.6V		2	—	3.6	
V_{IL}	Input LOW Voltage Level	$V_{CC} = 2.3\text{V}$ to 2.7V		-0.5	—	0.7	V
		$V_{CC} = 2.7\text{V}$ to 3.6V		-0.5	—	0.8	
I_{IH}	Input HIGH Current	$V_{CC} = 3.6\text{V}$	$V_I = V_{CC}$	—	—	± 1	μA
I_{IL}	Input LOW Current	$V_{CC} = 3.6\text{V}$	$V_I = \text{GND}$	—	—	± 1	
I_{OZH}	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = V_{CC}$	—	—	± 1	μA
I_{OZL}			$V_O = \text{GND}$	—	—	± 1	
V_{IK}	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
V_H	Input Hysteresis	—		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$ $V_{IN} = \text{GND}$ or V_{CC}		—	0.1	10	μA

NOTE:

1. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

OUTPUT DRIVE CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = 2.3\text{V}$	$I_{OH} = 0.1\text{mA}$	$V_{CC} - 0.2$	—	V
			$I_{OH} = -6\text{mA}$	2	—	
		$V_{CC} = 2.3\text{V}$	$I_{OH} = -12\text{mA}$	1.7	—	
		$V_{CC} = 2.7\text{V}$		2.2	—	
		$V_{CC} = 3\text{V}$		2.4	—	
		$V_{CC} = 3\text{V}$	$I_{OH} = -24\text{mA}$	2	—	
V_{OL}	Output LOW Voltage	$V_{CC} = 2.3\text{V}$	$I_{OL} = 0.1\text{mA}$	—	0.2	V
			$I_{OL} = 6\text{mA}$	—	0.4	
			$I_{OL} = 12\text{mA}$	—	0.7	
		$V_{CC} = 2.7\text{V}$	$I_{OL} = 12\text{mA}$	—	0.4	
		$V_{CC} = 3\text{V}$	$I_{OL} = 24\text{mA}$	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. to max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6V^{(3)}$	—	2	30	μA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = GND$ $\overline{CLKEN} = GND$ 50% Duty Cycle One Input Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	60	100	$\mu A / \text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = GND$ $\overline{CLKEN} = GND$ $f_i = 5\text{MHz}$ 50% Duty Cycle One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.6	1	mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	0.6	1	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = GND$ $\overline{CLKEN} = GND$ $f_i = 2.5\text{MHz}$ 50% Duty Cycle Twenty Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	3.3	5.5 ⁽⁵⁾	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	3.4	5.9 ⁽⁵⁾	

NOTES:

- $V_{CC} (\text{max.}) = 3.6V$
- Typical values are at $V_{CC} = 3.3V$, $+25^\circ C$ ambient.
- Per TTL driven input; all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ} \text{)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


Symbol	Parameter	Condition ⁽¹⁾	V _{CC} = 2.5V±0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V±0.3V		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
f _{MAX}	CLK Frequency	CL = 50pF RL = 500Ω	—	150	—	150	—	150	MHz
t _{PLH} t _{PHL}	Propagation Delay CLK to Qx		—	7	—	5.7	1.5	4.9	ns
t _{PZH} t _{PZL}	Output Enable Time $\overline{OE}$ to Qx		—	7.4	—	6.5	1.5	5.4	ns
t _{PHZ} t _{PLZ}	Output Disable Time $\overline{OE}$ to Qx		—	6.2	—	5.1	1.5	4.8	ns
t _{SU}	Set-up Time $\overline{CLKEN}$ to CLK		3.4	—	3.1	—	2.7	—	ns
t _{SU}	Set-up Time Dx to CLK		4	—	3.6	—	3	—	ns
t _H	Hold Time Dx after CLK		0	—	0	—	0	—	ns
t _H	Hold Time $\overline{CLKEN}$ after CLK		0	—	0	—	0	—	ns
t _w	Pulse Width HIGH or LOW CLK ⁽⁴⁾		3.3	—	3.3	—	3.3	—	ns
t _{SK(0)}	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Disable Low Enable Low	V _{LOAD}
Disable High Enable High	GND
All Other tests	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


TEST VOLTAGES

Symbol	V _{CC} = 3.3V ±0.3V	V _{CC} = 2.7V	V _{CC} = 2.5V ±0.2V	Unit
V _{LOAD}	6	6	4.6	V
V _{IH}	2.7	2.7	2.3	V
V _T	1.5	1.5	1.2	V


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH




ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1MHz; tr ≤ 2.5ns; tr ≤ 2.5ns.
- If V_{CC} is below 3V, input voltage swings should be adjusted not to exceed V_{CC}.

PROPAGATION DELAY



ORDERING INFORMATION

IDT	XX	FCT	XXX	XXX	XX	
	Temp. Range		Family	Device Type	Package	
					PV	Shrink Small Outline Package (SO56-1)
					PA	Thin Shrink Small Outline Package (SO56-2)
				721		20-Bit Register with Clock Enable
			16V			Double-Density 3.3 Volt
					74	-40°C to +85°C



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.