



## 3.3V CMOS 16-BIT REGISTERED TRANSCEIVER

IDT74FCT163952A/B/C

### FEATURES:


- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- V<sub>cc</sub> = 3.3V ± 0.3V, Normal Range or V<sub>cc</sub> = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP and TSSOP Packages

### DESCRIPTION:

The FCT163952 16-bit registered transceiver is built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type registered transceivers with separate input and output control for independent control of data flow in either direction. For example, the A-to-B Enable (xCEAB) must be LOW to enter data from the A port. xCLKAB controls the clocking function. When xCLKAB toggles from low-to-high, the data present on the A port will be clocked into the register. xOEAB performs the output enable function on the B port. Data flow from the B port to A port is similar but requires using xCEBA, xCLKBA, and xOEBA inputs. Full 16-bit operation is achieved by tying the control pins of the independent transceivers together.

The FCT163952 has series current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors.

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

1OEAB		1	56	1OEBA
1CLKAB		2	55	1CLKBA
1CEAB		3	54	1CEBA
GND		4	53	GND
1A1		5	52	1B1
1A2		6	51	1B2
Vcc		7	50	VCC
1A3		8	49	1B3
1A4		9	48	1B4
1A5		10	47	1B5
GND		11	46	GND
1A6		12	45	1B6
1A7		13	44	1B7
1A8	14	SO56-1 SO56-2	43	1B8
2A1		15	42	2B1
2A2		16	41	2B2
2A3		17	40	2B3
GND		18	39	GND
2A4		19	38	2B4
2A5		20	37	2B5
2A6		21	36	2B6
VCC		22	35	VCC
2A7		23	34	2B7
2A8		24	33	2B8
GND		25	32	GND
2CEAB		26	31	2CEBA
2CLKAB		27	30	2CLKBA
2OEAB		28	29	2OEBA

SSOP/ TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

3v16-link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- Input terminals.
- Outputs and I/O terminals.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
COUT	Output Capacitance	VOUT = 0V	3.5	8	pF

3v16-link

### NOTE:

- This parameter is measured at characterization but not tested.

## FUNCTION TABLE<sup>(1,3)</sup>

Inputs				Outputs
xCEAB	xCLKAB	xOEAB	xAx	xBx
H	X	L	X	B <sup>(2)</sup>
X	L	L	X	B <sup>(2)</sup>
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

### NOTES:

- A-to-B data flow is shown: B-to-A data flow is similar but uses xCEBA, xCLKBA, and xOEBA.
- Level of B before the indicated steady-state input conditions were established.
- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW-to-HIGH Transition  
Z = High-impedance

## PIN DESCRIPTION

Pin Names	Description
xOEAB	A-to-B Output Enable Input (Active LOW)
xOEBA	B-to-A Output Enable Input (Active LOW)
xCEAB	A-to-B Clock Enable Input (Active LOW)
xCEBA	B-to-A Clock Enable Input (Active LOW)
xCLKAB	A-to-B Clock Input
xCLKBA	B-to-A Clock Input
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level	2	—	5.5	V	
	Input HIGH Level (I/O pins)		2	—	$V_{CC} + 0.5$		
$V_{IL}$	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		−0.5	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins)	$V_{CC} = \text{Max.}$	$V_I = 5.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
	Input HIGH Current (I/O pins)		$V_I = V_{CC}$	—	—	$\pm 1$	
$I_{IL}$	Input LOW Current (Input pins)	$V_{CC} = \text{Max.}$	$V_I = \text{GND}$	—	—	$\pm 1$	$\mu\text{A}$
	Input LOW Current (I/O pins)		$V_I = \text{GND}$	—	—	$\pm 1$	
$I_{OZH}$	High Impedance Output Current	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$	(3-State Output pins)		$V_O = \text{GND}$	—	—	$\pm 1$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	−0.7	−1.2	V
$I_{ODH}$	Output HIGH Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 1.5\text{V}^{(3)}$		−36	−60	−110	mA
$I_{ODL}$	Output LOW Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 1.5\text{V}^{(3)}$		50	90	200	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$	$I_{OH} = -0.1\text{mA}$	$V_{CC} - 0.2$	—	—	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -3\text{mA}$	2.4	3	—	
		$V_{CC} = 3\text{V}$	$I_{OH} = -8\text{mA}$	$2.4^{(5)}$	3	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$	$I_{OL} = 0.1\text{mA}$	—	—	0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16\text{mA}$	—	0.2	0.4	
		$V_{CC} = 3\text{V}$	$I_{OL} = 24\text{mA}$	—	0.3	0.55	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 24\text{mA}$	—	0.3	0.5	
$I_{OS}$	Short Circuit Current <sup>(4)</sup>	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$		−60	−135	−240	mA
$V_H$	Input Hysteresis	—		—	150	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND or } V_{CC}$		—	0.1	10	$\mu\text{A}$

3v16-link

### NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- $V_{OH} = V_{CC} - 0.6\text{V}$  at rated current.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V <sup>(3)</sup>	—	2.0	100	µA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open $x\bar{OEAB}$ or $x\bar{OEBA}$ = GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	60	100	µA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (xCLKAB) 50% Duty Cycle $x\bar{OEAB}$ = $x\bar{CEAB}$ = GND $x\bar{OEBA}$ = V <sub>CC</sub> One Bit Toggling f <sub>i</sub> = 5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.6	1	mA
			V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND	—	0.6	1.1	
		V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (xCLKAB) 50% Duty Cycle $x\bar{OEAB}$ = $x\bar{CEAB}$ = GND $x\bar{OEBA}$ = V <sub>CC</sub> Sixteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	3	5 <sup>(5)</sup>	
			V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND	—	3	5.9 <sup>(5)</sup>	

### NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.
3. Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CCL</sub>, I<sub>CCH</sub> and I<sub>CCZ</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

## FEATURES:


- 0.5 MICRON CMOS Technology
- Typical  $t_{sk}(0)$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C=200\text{pF}$ ,  $R=0$ )
- $V_{cc}=3.3V \pm 0.3V$ , Normal Range or  $V_{cc}=2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Low Ground Bounce ( $0.3V$  typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP and TSSOP Packages

## NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.
5. Propagation Delays and Enable/Disable times are with  $V_{cc} = 3.3V \pm 0.3V$ , Normal Range. For  $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain	
Disable Low	6V
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open

3v16-link


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.


### SET-UP, HOLD, AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
3. If  $V_{cc}$  is below 3V, input voltage swings should be adjusted not to exceed  $V_{cc}$ .

## ORDERING INFORMATION

IDT	XX	FCT	XXX	XXXX	X	Package	
	Temp. Range		Family	Device Type		PV	Shrink Small Outline Package (SO56-1)
						PA	Thin Shrink Small Outline Package (SO56-2)
						952A	Non-Inverting 16-Bit Registered Transceiver
						952B	
						952C	
						163	Double-Density 3.3Volt
						74	-40°C to +85°C



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.