



FAST CMOS 16-BIT REGISTERED TRANSCEIVER

IDT74FCT162H952AT/BT/CT/ET

FEATURES:



- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- Low input and output leakage $\leq 1\mu A$ (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200pF$, $R = 0$)
- Bus Hold retains last active bus state during 3-state
- Eliminates the need for external pull up resistors
- Power off disable outputs permit "live insertion"
- Available in SSOP and TSSOP packages

DESCRIPTION:

The FCT162H952T 16-bit registered transceiver is built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type registered transceivers with separate input and output control for independent control of data flow in either direction. For example, the A-to-B Enable ($xCEAB$) must be low to enter data from the A port. $xCLKAB$ controls the clocking function. When $xCLKAB$ toggles from low-to-high, the data present on the A port will be clocked into the register. $xOEAB$ performs the output enable function on the B port. Data flow from the B port to A port is similar but requires using $xCEBA$, $xCLKBA$, and $xOEBA$ inputs. Full 16-bit operation is achieved by tying the control pins of the independent transceivers together.

The FCT162H952T has "Bus Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

1OEAB		1	56	1OEBA
1CLKAB		2	55	1CLKBA
1CEAB		3	54	1CEBA
GND		4	53	GND
1A1		5	52	1B1
1A2		6	51	1B2
Vcc		7	50	VCC
1A3		8	49	1B3
1A4		9	48	1B4
1A5		10	47	1B5
GND		11	46	GND
1A6		12	45	1B6
1A7		13	44	1B7
1A8	14	SO56-1	43	1B8
2A1		SO56-2	42	2B1
2A2		15	41	2B2
2A3		16	40	2B3
GND		17	39	GND
2A4		18	38	2B4
2A5		19	37	2B5
2A6		20	36	2B6
Vcc		21	35	VCC
2A7		22	34	2B7
2A8		23	33	2B8
GND		24	32	GND
2CEAB		25	31	2CEBA
2CLKAB		26	30	2CLKBA
2OEAB		27	29	2OEBA

SSOP/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	mA

5v16-link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXX Output and I/O terminals.
- Output and I/O terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
COUT	Output Capacitance	VOUT = 0V	3.5	8	pF

5v16-link

NOTE:

- This parameter is measured at characterization but not tested.

FUNCTION TABLE^(1,3)

Inputs				Outputs
xCEAB	xCLKAB	xOEAB	xAx	xBx
H	X	L	X	B ⁽²⁾
X	L	L	X	B ⁽²⁾
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

NOTES:

- A-to-B data flow is shown: B-to-A data flow is similar but uses xCEBA, xCLKBA, and xOEBA.
- Level of B before the indicated steady-state input conditions were established.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW-to-HIGH Transition
Z = High-impedance

PIN DESCRIPTION

Pin Names	Description
xOEAB	A-to-B Output Enable Input (Active LOW)
xOEBA	B-to-A Output Enable Input (Active LOW)
xCEAB	A-to-B Clock Enable Input (Active LOW)
xCEBA	B-to-A Clock Enable Input (Active LOW)
xCLKAB	A-to-B Clock Input
xCLKBA	B-to-A Clock Input
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

- These pins have "Bus Hold". All other pins are standard inputs, outputs or I/Os.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (BUS-HOLD)

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, Vcc = 5.0V ±10%

Symbol	Parameter		Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit	
VIH	Input HIGH Level		Guaranteed Logic HIGH Level		2	—	—	V	
VIL	Input LOW Level		Guaranteed Logic LOW Level		—	—	0.8	V	
I _{IH}	Input HIGH Current ⁽⁴⁾	Standard Input ⁽⁵⁾	Vcc = Max.	VI = Vcc	—	—	±1	µA	
		Standard I/O ⁽⁵⁾			—	—	±1		
		Bus-hold Input			—	—	±100		
		Bus-hold I/O			—	—	±100		
I _{IL}	Input LOW Current ⁽⁴⁾	Standard Input ⁽⁵⁾	VI = GND	VI = GND	—	—	±1	µA	
		Standard I/O ⁽⁵⁾			—	—	±1		
		Bus-hold Input			—	—	±100		
		Bus-hold I/O			—	—	±100		
I _{BHH}	Bus-hold Sustain Current ⁽⁴⁾	Bus-hold Input	Vcc = Min.	VI = 2V	-50	—	—	µA	
I _{BHL}				VI = 0.8V	50	—	—		
I _{OZH}	High Impedance Output Current (3-State Output pins) ^(5, 6)		Vcc = Max.	VO = 2.7V	—	—	±1	µA	
I _{OZL}				VO = 0.5V	—	—	±1		
V _{IK}	Clamp Diode Voltage		Vcc = Min., IN = -18mA		—	-0.7	-1.2	V	
I _{OS}	Short Circuit Current		Vcc = Max., VO = GND ⁽³⁾		-80	-140	-250	mA	
V _H	Input Hysteresis		—		—	100	—	mV	
I _{CCL}	Quiescent Power Supply Current		Vcc = Max. VIN = GND or Vcc		—	5	500	µA	
I _{CCH}									
I _{CCZ}									

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Pins with Bus-hold are identified in the pin description.
5. The test limit for this parameter is ± 5µA at TA = -55°C.
6. Does not include Bus-hold I/O pins.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		60	115	200	mA
I _{ODH}	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-60	-115	-200	mA
V _{OH}	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	I _{OH} = -16mA MIL I _{OH} = -24mA IND.	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	I _{OL} = 16mA MIL I _{OL} = 24mA IND.	—	0.3	0.55	V

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. The test limit for this parameter is ±5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$, Outputs Open $xOEAB$ or $xOEBA = GND$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	75	120	$\mu A / MHz$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10MHz$ ($xCLKAB$) 50% Duty Cycle $xOEAB = xCEAB = GND$ $xOEBA = V_{CC}$ One Bit Toggling $f_i = 5MHz$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.8	1.7	mA
		$V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10MHz$ ($xCLKAB$) 50% Duty Cycle $xOEAB = xCEAB = GND$ $xOEBA = V_{CC}$ Sixteen Bits Toggling $f_i = 2.5MHz$ 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$	—	1.3	3.2	
			$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	3.8	6.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	8.3	20 ⁽⁵⁾	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, $+25^{\circ}C$ ambient.

3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND .

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current (I_{CCL} , I_{CCH} and I_{CCZ})

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N_{CP} = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


Symbol	Parameter	Condition ⁽¹⁾	FCT162H952AT		FCT162H952BT		FCT162H952CT		FCT162H952ET		Unit
			Min. ⁽²⁾	Max.							
t _{PLH}	Propagation Delay xCLKAB, xCLKBA to xBx, xAx	CL = 50pF RL = 500Ω	2	10	2	7.5	2	6.3	1.5	3.7	ns
t _{PHL}			1.5	10.5	1.5	8	1.5	7	1.5	4.4	ns
t _{PZH}	Output Enable Time xOEBA, xOEAB to xAx, xBx		1.5	10	1.5	7.5	1.5	6.5	1.5	3.6	ns
t _{PZL}	Output Disable Time xOEBA, xOEAB to xAx, xBx		2.5	—	2.5	—	2.5	—	1.5	—	ns
t _{SU}	Set-up Time, HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		2	—	1.5	—	1.5	—	0	—	ns
t _H	Hold Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		3	—	3	—	3	—	2	—	ns
t _{SU}	Set-up Time, HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA		2	—	2	—	2	—	0	—	ns
t _H	Hold Time HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA		3	—	3	—	3	—	3	—	ns
t _W	Pulse Width HIGH or LOW xCLKAB or xCLKBA ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	ns
t _{SK(o)}	Output Skew ⁽³⁾										

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. Guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


5v16-link

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.