


FEATURES:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- Low input and output leakage $\leq 1\mu A$ (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200pF$, $R = 0$)
- $V_{cc} = 5V \pm 10\%$
- **Balanced Output Drivers:**
 - $\pm 24mA$ (industrial)
 - $\pm 16mA$ (military)
- **Reduced system switching noise**
- Typical VOLP (Output Ground Bounce) < 0.6V at $V_{cc} = 5V$, $T_A = 25^\circ C$
- Available in the following packages:
 - Industrial: SSOP, TSSOP, TSVOP
 - Military: CERPACK

DESCRIPTION:

The FCT162543T 16-bit latched transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type latched transceivers with separate input and output control to permit independent control of data flow in either direction. For example, the A-to-B Enable ($x\overline{CEAB}$) must be low in order to enter data from the A port or to output data from the B port. $x\overline{LEAB}$ controls the latch function. When $x\overline{LEAB}$ is low, the latches are transparent. A subsequent low-to-high transition of $x\overline{LEAB}$ signal puts the A latches in the storage mode. $x\overline{OEAB}$ performs output enable function on the B port. Data flow from the B port to the A port is similar but requires using $x\overline{CEBA}$, $x\overline{LEBA}$, and $x\overline{OEBA}$ inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162543T has balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162543T is a plug-in replacement for the FCT16543T and 54/74ABT16543 for on-board bus interface applications.

FUNCTIONAL BLOCK DIAGRAM


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

APRIL 2002

PIN CONFIGURATION

$\bar{1OEAB}$	1	56	$\bar{1OEBA}$
$\bar{1LEAB}$	2	55	$\bar{1LEBA}$
$\bar{1CEAB}$	3	54	$\bar{1CEBA}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
VCC	7	50	VCC
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
VCC	22	35	VCC
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
$\bar{2CEAB}$	26	31	$\bar{2CEBA}$
$\bar{2LEAB}$	27	30	$\bar{2LEBA}$
$\bar{2OEAB}$	28	29	$\bar{2OEBA}$

SSOP/ TSSOP/ TVSOP/ CERPACK
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
$x\bar{OEAB}$	A-to-B Output Enable Input (Active LOW)
$x\bar{OEBA}$	B-to-A Output Enable Input (Active LOW)
$x\bar{CEAB}$	A-to-B Enable Input (Active LOW)
$x\bar{CEBA}$	B-to-A Enable Input (Active LOW)
$x\bar{LEAB}$	A-to-B Latch Enable Input (Active LOW)
$x\bar{LEBA}$	B-to-A Latch Enable Input (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to 7	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{CC}+0.5$	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXX Output and I/O terminals.
- Output and I/O terminals for FCT162XXX.

CAPACITANCE ($T_A = +25^\circ C$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	3.5	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	3.5	8	pF

NOTE:

- This parameter is measured at characterization but not tested.

FUNCTION TABLE^(1, 2)

For A-to-B (Symmetric with B-to-A)

Inputs			Latch Status	Output Buffers
$x\bar{CEAB}$	$x\bar{LEAB}$	$x\bar{OEAB}$	xAx to xBx	xBx
H	X	X	Storing	Z
X	H	X	Storing	X
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs
L	L	H	Transparent	Z
L	H	H	Storing	Z

NOTES:

- * Before $x\bar{LEAB}$ LOW-to-HIGH Transition
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 Z = High-Impedance
2. A-to-B data flow shown; B-to-A flow control is the same, except using $x\bar{CEBA}$, $x\bar{LEBA}$ and $x\bar{OEBA}$.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, V_{CC} = 5.0V ±10%; Military: TA = -55°C to +125°C, V_{CC} = 5.0V ±10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current (Input pins) ⁽⁵⁾	V _{CC} = Max.	V _I = V _{CC}	—	—	±1	µA
	Input HIGH Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{IL}	Input LOW Current (Input pins) ⁽⁵⁾		V _I = GND	—	—	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{OZH}	High Impedance Output Current	V _{CC} = Max.	V _O = 2.7V	—	—	±1	µA
I _{OZL}	(3-State Output pins) ⁽⁵⁾		V _O = 0.5V	—	—	±1	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ⁽³⁾		-80	-140	-250	mA
V _H	Input Hysteresis	—		—	100	—	mV
I _{CCL} I _{CH} I _{CCZ}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}		—	5	500	µA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		60	115	200	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		-60	-115	-200	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -16mA MIL I _{OH} = -24mA IND	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = 16mA MIL I _{OH} = 24mA IND	—	0.3	0.55	V

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. The test limit for this parameter is ±5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $xCEAB$ and $xOEAB = GND$ $xCEBA = V_{CC}$ One Input Toggling 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	60	100
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10MHz$ 50% Duty Cycle $xLEAB$, $xCEAB$ and $xOEAB = GND$ $xCEBA = V_{CC}$ One Bit Toggling		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.6	1.5
				$V_{IN} = 3.4V$ $V_{IN} = GND$	—	0.9	2.3
				$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	2.4	4.5 ⁽⁵⁾
				$V_{IN} = 3.4V$ $V_{IN} = GND$	—	6.4	16.5 ⁽⁵⁾

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, +25°C ambient.

3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current (I_{CCL} , I_{CH} and I_{CZ})

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N_{CP} = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT162543AT				FCT162543CT				Unit	
			Ind.		Mil.		Ind.		Mil.			
			Min. ⁽²⁾	Max.								
t_{PLH}	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	$CL = 50\text{pF}$ $RL = 500\Omega$	1.5	6.5	1.5	7.5	1.5	3.5	1.5	6.1	ns	
	Propagation Delay $x\bar{L}EBA$ to xAx , $x\bar{L}EAB$ to xBx		1.5	8	1.5	9	1.5	4.1	1.5	8	ns	
	Output Enable Time $x\bar{O}EBA$ or $x\bar{O}EAB$ to xAx or xBx $x\bar{C}EBA$ or $x\bar{C}EAB$ to xAx or xBx		1.5	9	1.5	10	1.5	4.8	1.5	9	ns	
	Output Disable Time $x\bar{O}EBA$ or $x\bar{O}EAB$ to xAx or xBx $x\bar{C}EBA$ or $x\bar{C}EAB$ to xAx or xBx		1.5	7.5	1.5	8.5	1.5	4	1.5	7.5	ns	
	Set-up Time HIGH or LOW xAx or xBx to $x\bar{L}EAB$ or $x\bar{L}EBA$		2	—	2	—	1	—	2	—	ns	
	Hold Time HIGH or LOW xAx or xBx to $x\bar{L}EAB$ or $x\bar{L}EBA$		2	—	2	—	1	—	2	—	ns	
	t_w $x\bar{L}EBA$ or $x\bar{L}EAB$ Pulse Width LOW		4	—	5	—	3 ⁽⁴⁾	—	5	—	ns	
$t_{SK(0)}$	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	0.5	ns	


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

3/28/2002 Removed standard speed grade



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459