



## 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCHR16501

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{SK(0)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,  
and 0.40mm pitch TVSOP packages
- Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin

#### Drive Features for ALVCHR16501:

- Balanced Output Drivers:  $\pm 12\text{mA}$
- Low switching noise

### APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems


### DESCRIPTION:

This 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state. Data flow from B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

The ALVCHR16501 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12\text{mA}$  at the designated threshold levels.

The ALVCHR16501 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

APRIL 1999

**PIN CONFIGURATION**

OEAB		1	56	GND
LEAB		2	55	CLKAB
A1		3	54	B1
GND		4	53	GND
A2		5	52	B2
A3		6	51	B3
Vcc		7	50	Vcc
A4		8	49	B4
A5		9	48	B5
A6		10	47	B6
GND		11	46	GND
A7		12	45	B7
A8	SO56-1	13	44	B8
A9	SO56-2	14	43	B9
A10	SO56-3	15	42	B10
A11		16	41	B11
A12		17	40	B12
GND		18	39	GND
A13		19	38	B13
A14		20	37	B14
A15		21	36	B15
Vcc		22	35	VCC
A16		23	34	B16
A17		24	33	B17
GND		25	32	GND
A18		26	31	B18
OEBA		27	30	CLKBA
LEBA		28	29	GND

SSOP/  
TSSOP/TVSOP  
TOP VIEW

**ABSOLUTE MAXIMUM RATING (1)**

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC + 0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
IIK	Continuous Clamp Current, VI < 0 or VI > Vcc	± 50	mA
IOK	Continuous Clamp Current, VO < 0	-50	mA
ICC	Continuous Current through each Vcc or GND	±100	mA
ISS			

NEW16link

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

NEW16link

**NOTE:**

- As applicable to the device type.

**FUNCTION TABLE (1, 2)**

Inputs				Output
OEAB	LEAB	CLKAB	Ax	Bx
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	L	X	Bo <sup>(3)</sup>
H	L	H	X	Bo <sup>(4)</sup>

**NOTES:**

- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA
- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
↓ = HIGH-to-LOW Transition
- Output level before the indicated steady-state input conditions were established
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

## PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup>
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup>

**NOTE:**

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	μA
I <sub>IL</sub>	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	μA
			Vo = GND	—	—	± 10	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	μA

**NOTE:**

- Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

**BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 3.0V	V <sub>I</sub> = 2.0V	- 75	—	—	μA
I <sub>BHL</sub>			V <sub>I</sub> = 0.8V	75	—	—	
I <sub>BHH</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V	V <sub>I</sub> = 1.7V	- 45	—	—	μA
I <sub>BHL</sub>			V <sub>I</sub> = 0.7V	45	—	—	
I <sub>BHHO</sub>	Bus-Hold Input Overdrive Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	± 500	μA
I <sub>BHLO</sub>							

**NOTES:**

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

NEW16link

**OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	V <sub>CC</sub> - 0.2	—	V
		V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = - 4mA	1.9	—	
			I <sub>OH</sub> = - 6mA	1.7	—	
		V <sub>CC</sub> = 2.7V	I <sub>OH</sub> = - 4mA	2.2	—	
			I <sub>OH</sub> = - 8mA	2	—	
		V <sub>CC</sub> = 3.0V	I <sub>OH</sub> = - 6mA	2.4	—	
			I <sub>OH</sub> = - 12mA	2	—	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		V <sub>CC</sub> = 2.3V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 6mA	—	0.55	
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 8mA	—	0.6	
		V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 6mA	—	0.55	
			I <sub>OL</sub> = 12mA	—	0.8	

NEW16link

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. T<sub>A</sub> = - 40°C to + 85°C.

**OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C**

Symbol	Parameter	Test Conditions	V <sub>CC</sub> = 2.5V ± 0.2V	V <sub>CC</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C <sub>L</sub> = 0pF, f = 10Mhz	—	—	pF
	Power Dissipation Capacitance Outputs disabled		—	—	

**SWITCHING CHARACTERISTICS (1)**

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Ax to Bx or Bx to Ax	1.2	5.9	—	5.2	1	4.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to Ax or LEAB to Bx	1.6	6.8	—	6	1.3	5.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLKBA to Ax or CLKAB to Bx	1.7	7.2	—	6.3	1.4	5.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA to Ax	1.4	7.3	—	6.7	1.1	5.6	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEAB to Bx	1.1	6.8	—	6	1	5.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEBA to Ax	2	6	—	5.1	1.3	4.7	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEAB to Bx	2.2	6.9	—	6.2	1.4	5.5	ns
ts <sub>U</sub>	Setup Time, data before CLK↑	2.2	—	2.1	—	1.7	—	ns
t <sub>H</sub>	Hold Time, data after CLK↑	0.6	—	0.6	—	0.7	—	ns
ts <sub>U</sub>	Setup Time, data before <u>LE</u> ↓	1.9	—	1.6	—	1.5	—	ns
		1.3	—	1.1	—	1	—	ns
t <sub>H</sub>	Hold Time, data after <u>LE</u> ↓	1.4	—	1.7	—	1.4	—	ns
t <sub>W</sub>	Pulse Width, LE HIGH	3.3	—	3.3	—	3.3	—	ns
t <sub>W</sub>	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
tsk(o)	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms. T<sub>A</sub> = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS:

### TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

NEW16link

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

- $CL$  = Load capacitance: includes jig and probe capacitance.  
 $RT$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2ns$ ;  $t_r \leq 2ns$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

### OUTPUT SKEW - $tsk(x)$




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

ALVC Link


#### NOTES:

1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES




### PULSE WIDTH



## ORDERING INFORMATION

IDT       XX       ALVC       X             XXX             XXX             XX        
 Temp. Range      Bus-Hold      Family      Device Type      Package



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.