



3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCHR16270

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCHR16270:

- Balanced Output Drivers: $\pm 12mA$
- Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This registered bus exchanger is built using advanced dual metal


CMOS technology. The ALVCHR16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

This device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKEN) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (\overline{OEA} and \overline{OEB}). The control terminals are registered to synchronize the bus-direction changes with CLK.

The ALVCHR16270 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12mA$ at the designated threshold levels.

The ALVCHR16270 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

JUNE 1999

PIN CONFIGURATION



SSOP/
TSSOP/TVSOP
TOP VIEW

FUNCTION TABLES (1)

OUTPUT ENABLE

| Inputs | | | Outputs | |
|--------|-------------------------|-------------------------|---------|----------|
| CLK | $\overline{\text{OEA}}$ | $\overline{\text{OEB}}$ | Ax | 1Bx, 2Bx |
| ↑ | H | H | Z | Z |
| ↑ | H | L | Z | Active |
| ↑ | L | H | Active | Z |
| ↑ | L | L | Active | Active |

A-TO-B STORAGE ($\overline{\text{OEB}} = \text{L}$ AND $\overline{\text{OEA}} = \text{H}$)

| Inputs | | | Outputs | | |
|---------|---------|-----|---------|--------------------|--------------------|
| CLKENA1 | CLKENA2 | CLK | Ax | 1Bx | 2Bx |
| L | H | X | X | 1Bo ⁽²⁾ | 2Bo ⁽²⁾ |
| L | H | X | X | 1Bo ⁽²⁾ | 2Bo ⁽²⁾ |
| L | L | ↑ | L | L ⁽³⁾ | L |
| L | L | ↑ | H | H ⁽³⁾ | H |
| H | L | ↑ | L | 1Bo ⁽²⁾ | L |
| H | L | ↑ | H | 1Bo ⁽²⁾ | H |
| H | H | X | X | 1Bo ⁽²⁾ | 2Bo ⁽²⁾ |

B-TO-A STORAGE ($\overline{\text{OEA}} = \text{L}$ AND $\overline{\text{OEB}} = \text{H}$)

| Inputs | | | | | | Outputs |
|---------|---------|-----|-----|-----|-----|-------------------|
| CLKEN1B | CLKEN2B | CLK | SEL | 1Bx | 2Bx | Ax |
| H | X | X | H | X | X | Ao ⁽²⁾ |
| X | H | X | L | X | X | Ao ⁽²⁾ |
| L | X | ↑ | H | L | X | L |
| L | X | ↑ | H | H | X | H |
| X | L | ↑ | L | X | L | L |
| X | L | ↑ | L | X | H | H |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
- Output level before the indicated steady-state input conditions were established.
- Two CLK edges are needed to propagate data.

PIN DESCRIPTION

| Pin Names | I/O | Description |
|-----------------------------|-----|---|
| Ax(1:12) | I/O | Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾ |
| 1Bx(1:12) | I/O | Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ⁽¹⁾ |
| 2Bx(1:12) | I/O | Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾ |
| CLK | I | Clock Input |
| $\overline{\text{CLKENA1}}$ | I | Clock Enable Input for the A-1B Register. If $\overline{\text{CLKENA1}}$ is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW). |
| $\overline{\text{CLKENA2}}$ | I | Clock Enable Input for the A-2B Register. If $\overline{\text{CLKENA2}}$ is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW). |
| $\overline{\text{CLKEN1B}}$ | I | Clock Enable Input for the 1B-A Register. If $\overline{\text{CLKEN1B}}$ is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW). |
| $\overline{\text{CLKEN2B}}$ | I | Clock Enable Input for the 2B-A Register. If $\overline{\text{CLKEN2B}}$ is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW). |
| $\overline{\text{SEL}}$ | I | 1B or 2B Port Selection. When HIGH during the rising edge of CLK, $\overline{\text{SEL}}$ enables data transfer from 1B Port to A Port. When LOW during the rising edge of CLK, $\overline{\text{SEL}}$ enables data transfer from 2B Port to A Port. |
| $\overline{\text{OEA}}$ | I | Synchronous Output Enable for A Port (Active LOW) |
| $\overline{\text{OEB}}$ | I | Synchronous Output Enable for B Port (Active LOW) |

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING ⁽¹⁾

| Symbol | Description | Max. | Unit |
|------------------------------------|--|--------------------------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | – 0.5 to + 4.6 | V |
| V _{TERM} ⁽³⁾ | Terminal Voltage with Respect to GND | – 0.5 to V _{CC} + 0.5 | V |
| T _{STG} | Storage Temperature | – 65 to + 150 | °C |
| I _{OUT} | DC Output Current | – 50 to + 50 | mA |
| I _{IK} | Continuous Clamp Current, V _I < 0 or V _I > V _{CC} | ± 50 | mA |
| I _{OK} | Continuous Clamp Current, V _O < 0 | – 50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ± 100 | mA |

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 5 | 7 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 7 | 9 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 7 | 9 | pF |

NEW16link

NOTE:

- As applicable to the device type.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-------------------------------------|--|---|--------------------|------|---------------------|----------|---------------|
| V_{IH} | Input HIGH Voltage Level | $V_{CC} = 2.3\text{V}$ to 2.7V | | 1.7 | — | — | V |
| | | $V_{CC} = 2.7\text{V}$ to 3.6V | | 2 | — | — | |
| V_{IL} | Input LOW Voltage Level | $V_{CC} = 2.3\text{V}$ to 2.7V | | — | — | 0.7 | V |
| | | $V_{CC} = 2.7\text{V}$ to 3.6V | | — | — | 0.8 | |
| I_{IH} | Input HIGH Current | $V_{CC} = 3.6\text{V}$ | $V_I = V_{CC}$ | — | — | ± 5 | μA |
| I_{IL} | Input LOW Current | $V_{CC} = 3.6\text{V}$ | $V_I = \text{GND}$ | — | — | ± 5 | |
| I_{OZH} I_{OZL} | High Impedance Output Current (3-State Output pins) | $V_{CC} = 3.6\text{V}$ | $V_O = V_{CC}$ | — | — | ± 10 | μA |
| | | | $V_O = \text{GND}$ | — | — | ± 10 | μA |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| V_H | Input Hysteresis | $V_{CC} = 3.3\text{V}$ | | — | 100 | — | mV |
| I_{CCL} I_{CCH} I_{CCZ} | Quiescent Power Supply Current | $V_{CC} = 3.6\text{V}$ $V_{IN} = \text{GND}$ or V_{CC} | | — | 0.1 | 40 | μA |
| ΔI_{CC} | Quiescent Power Supply Current Variation | One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND | | — | — | 750 | μA |

NEW16link

NOTE:

- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------------------------|----------------------------------|------------------------|----------------------------|------|---------------------|-----------|---------------|
| I_{BHH} I_{BHL} | Bus-Hold Input Sustain Current | $V_{CC} = 3.0\text{V}$ | $V_I = 2.0\text{V}$ | -75 | — | — | μA |
| | | | $V_I = 0.8\text{V}$ | 75 | — | — | |
| I_{BHH} I_{BHL} | Bus-Hold Input Sustain Current | $V_{CC} = 2.3\text{V}$ | $V_I = 1.7\text{V}$ | -45 | — | — | μA |
| | | | $V_I = 0.7\text{V}$ | 45 | — | — | |
| I_{BHHO} I_{BHLO} | Bus-Hold Input Overdrive Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0$ to 3.6V | — | — | ± 500 | μA |

NEW16link

NOTES:

- Pins with Bus-hold are identified in the pin description.
- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|-----------|------|------|
| VOH | Output HIGH Voltage | VCC = 2.3V to 3.6V | IOH = – 0.1mA | VCC – 0.2 | — | V |
| | | VCC = 2.3V | IOH = – 4mA | 1.9 | — | |
| | | | IOH = – 6mA | 1.7 | — | |
| | | VCC = 2.7V | IOH = – 4mA | 2.2 | — | |
| | | | IOH = – 8mA | 2 | — | |
| | | VCC = 3.0V | IOH = – 6mA | 2.4 | — | |
| | | | IOH = – 12mA | 2 | — | |
| VOL | Output LOW Voltage | VCC = 2.3V to 3.6V | IOL = 0.1mA | — | 0.2 | V |
| | | VCC = 2.3V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 6mA | — | 0.55 | |
| | | VCC = 2.7V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 8mA | — | 0.6 | |
| | | VCC = 3.0V | IOL = 6mA | — | 0.55 | |
| | | | IOL = 12mA | — | 0.8 | |

NEW16link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = – 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

| Symbol | Parameter | Test Conditions | VCC = 2.5V ± 0.2V | VCC = 3.3V ± 0.3V | Unit |
|--------|---|---------------------|-------------------|-------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance Outputs enabled | CL = 0pF, f = 10Mhz | — | — | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | — | — | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | V _{CC} = 2.5V ± 0.2V | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------------------------|--|-------------------------------|------|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay CLK to xBx | 2.5 | 6.9 | — | 6.4 | 1.7 | 5.6 | ns |
| t _{PLH} t _{PHL} | Propagation Delay CLK to Ax | 2.2 | 6.4 | — | 6 | 1.6 | 5.2 | ns |
| t _{PLH} t _{PHL} | Propagation Delay SEL to Ax | 2.4 | 7.2 | — | 7 | 1.6 | 6 | ns |
| t _{PZH} t _{PZL} | Output Enable Time CLK to Ax or Bx | 2.1 | 7.9 | — | 7.4 | 1.6 | 6.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time CLK to Ax or Bx | 3 | 7.8 | — | 7.1 | 1.7 | 6.2 | ns |
| t _{su} | Setup Time, Ax data before CLK↑ | 4.1 | — | 3.8 | — | 3.1 | — | ns |
| t _{su} | Setup Time, Bx data before CLK↑ | 0.9 | — | 1.2 | — | 0.9 | — | ns |
| t _{su} | Setup Time, $\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ before CLK↑ | 3.5 | — | 3.2 | — | 2.7 | — | ns |
| t _{su} | Setup Time, $\overline{\text{CLKEN1B}}$ or $\overline{\text{CLKEN2B}}$ before CLK↑ | 3.4 | — | 3 | — | 2.6 | — | ns |
| t _{su} | Setup Time, $\overline{\text{OEB}}$ or $\overline{\text{OEA}}$ before CLK↑ | 4.4 | — | 3.9 | — | 3.2 | — | ns |
| t _h | Hold Time, Ax data after CLK↑ | 0 | — | 0 | — | 0.2 | — | ns |
| t _h | Hold Time, Bx data after CLK↑ | 1.4 | — | 1 | — | 1.7 | — | ns |
| t _h | Hold Time, $\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ after CLK↑ | 0 | — | 0.1 | — | 0.3 | — | ns |
| t _h | Hold Time, $\overline{\text{CLKEN1B}}$ or $\overline{\text{CLKEN2B}}$ after CLK↑ | 0 | — | 0 | — | 0.6 | — | ns |
| t _h | Hold Time, $\overline{\text{OEB}}$ or $\overline{\text{OEA}}$ after CLK↑ | 0 | — | 0 | — | 0.1 | — | ns |
| t _w | Pulse Width, CLK HIGH or LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t _{sk(0)} | Output Skew ⁽²⁾ | — | — | — | — | — | 500 | ps |

NOTES:

- See test circuits and waveforms. T_A = – 40°C to + 85°C.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

| Symbol | V _{CC} (1)= 3.3V±0.3V | V _{CC} (1)= 2.7V | V _{CC} (2)= 2.5V±0.2V | Unit |
|-------------------|--------------------------------|---------------------------|--------------------------------|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

DEFINITIONS:

C_L= Load capacitance: includes jig and probe capacitance.

R_T= Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |

NEW16link

OUTPUT SKEW - t_{SK} (x)




ALVC Link

NOTES:


1. For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

PULSE WIDTH



ALVC Link

| | | | | | | |
|-----|-------------|------|----------|-----------|-------------|-----------|
| IDT | <u>XX</u> | ALVC | <u>X</u> | <u>XX</u> | <u>XXX</u> | <u>XX</u> |
| | Temp. Range | | Bus-Hold | Family | Device Type | Package |

| | | |
|--|-----|--|
| | PV | Shrink Small Outline Package (SO56-1) |
| | PA | Thin Shrink Small Outline Package (SO56-2) |
| | PF | Thin Very Small Outline Package (SO56-3) |
| | 270 | 12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs |
| | R16 | Double-Density, $\pm 12\text{mA}$ |
| | H | Bus-Hold |
| | 74 | -40°C to $+85^{\circ}\text{C}$ |



for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.*
The IDT logo is a registered trademark of Integrated Device Technology, Inc.