



3.3V CMOS 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH32374

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical t_{sk(o)} (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 0.8mm pitch LFBGA package, 96 balls
- Extended commercial range of -40°C to +85°C
- V_{CC} = 3.3V ± 0.3V, Normal Range
- V_{CC} = 2.7V to 3.6V, Extended Range
- V_{CC} = 2.5V ± 0.2V
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH32374:

- High Output Drivers: ±24mA
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems


DESCRIPTION:

This 32-bit edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. This high-speed, low-power register is ideal for use as a buffer register for data synchronization and storage. The Output Enable (\overline{OE}) and clock (CLK) controls are organized to operate the device as four 8-bit registers, two 16-bit registers, or one 32-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The ALVCH32374 has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH32374 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

FEBRUARY 2000


PIN CONFIGURATION

| | | | | | | | | | | | | | | | | |
|---|------|-----|-----|-----|-----|-----|-----|------|------|-----|-----|-----|-----|-----|-----|------|
| 6 | 1D2 | 1D4 | 1D6 | 1D8 | 2D2 | 2D4 | 2D6 | 2D7 | 3D2 | 3D4 | 3D6 | 3D8 | 4D2 | 4D4 | 4D6 | 4D7 |
| 5 | 1D1 | 1D3 | 1D5 | 1D7 | 2D1 | 2D3 | 2D5 | 2D8 | 3D1 | 3D3 | 3D5 | 3D7 | 4D1 | 4D3 | 4D5 | 4D8 |
| 4 | 1CLK | GND | VCC | GND | GND | VCC | GND | 2CLK | 3CLK | GND | VCC | GND | GND | VCC | GND | 4CLK |
| 3 | 1OE | GND | VCC | GND | GND | VCC | GND | 2OE | 3OE | GND | VCC | GND | GND | VCC | GND | 4OE |
| 2 | 1Q1 | 1Q3 | 1Q5 | 1Q7 | 2Q1 | 2Q3 | 2Q5 | 2Q8 | 3Q1 | 3Q3 | 3Q5 | 3Q7 | 4Q1 | 4Q3 | 4Q5 | 4Q8 |
| 1 | 1Q2 | 1Q4 | 1Q6 | 1Q8 | 2Q2 | 2Q4 | 2Q6 | 2Q7 | 3Q2 | 3Q4 | 3Q6 | 3Q8 | 4Q2 | 4Q4 | 4Q6 | 4Q7 |
| | A | B | C | D | E | F | G | H | J | K | L | M | N | P | R | T |

32374

LFBGA
TOPVIEW

96 BALL LFBGA PACKAGE ATTRIBUTES



ABSOLUTE MAXIMUM RATING (1)

| Symbol | Description | Max. | Unit |
|----------------------|--|--------------------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | - 0.5 to + 4.6 | V |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | - 0.5 to V _{CC} + 0.5 | V |
| T _{STG} | Storage Temperature | - 65 to + 150 | °C |
| I _{OUT} | DC Output Current | - 50 to + 50 | mA |
| I _{IK} | Continuous Clamp Current, V _I < 0 or V _I > V _{CC} | ± 50 | mA |
| I _{OK} | Continuous Clamp Current, V _O < 0 | - 50 | mA |
| I _{CC} | Continuous Current through each V _{CC} or GND | ±100 | mA |
| I _{SS} | | | |

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

PIN DESCRIPTION

| Pin Names | Description |
|------------------|---|
| x _{Dx} | Data Inputs ⁽¹⁾ |
| x _{CLK} | Clock Inputs |
| x _{Qx} | 3-State Outputs |
| x _{OE} | 3-State Output Enable Inputs (Active LOW) |

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 5 | 7 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 7 | 9 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 7 | 9 | pF |

NEW16link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (each flip-flop)⁽¹⁾

| Inputs | | | Outputs |
|-----------------|------------------|-----------------|-----------------|
| x _{OE} | x _{CLK} | x _{Dx} | x _{Qx} |
| L | ↑ | H | H |
| L | ↑ | L | L |
| L | H or L | X | Q ₀ |
| H | X | X | Z |

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition

Q₀ = Level of Q before the indicated steady-state input conditions were established

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--|--|--|----------|------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | VCC = 2.3V to 2.7V | | 1.7 | — | — | V |
| | | VCC = 2.7V to 3.6V | | 2 | — | — | |
| VIL | Input LOW Voltage Level | VCC = 2.3V to 2.7V | | — | — | 0.7 | V |
| | | VCC = 2.7V to 3.6V | | — | — | 0.8 | |
| I _{IH} | Input HIGH Current | VCC = 3.6V | VI = VCC | — | — | ± 5 | µA |
| I _{IL} | Input LOW Current | VCC = 3.6V | VI = GND | — | — | ± 5 | µA |
| I _{OZH} | High Impedance Output Current (3-State Output pins) | VCC = 3.6V | VO = VCC | — | — | ± 10 | µA |
| I _{OZL} | | | VO = GND | — | — | ± 10 | µA |
| V _{IK} | Clamp Diode Voltage | VCC = 2.3V, I _{IN} = -18mA | | — | -0.7 | -1.2 | V |
| V _H | Input Hysteresis | VCC = 3.3V | | — | 100 | — | mV |
| I _{CCL} I _{CCH} I _{CCZ} | Quiescent Power Supply Current | VCC = 3.6V VIN = GND or VCC | | — | 0.1 | 40 | µA |
| ΔI _{CC} | | One input at VCC - 0.6V, other inputs at VCC or GND | | — | — | 750 | µA |

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|----------------------------------|-----------------|----------------|------|---------------------|-------|-----------|
| IBHH | Bus-Hold Input Sustain Current | VCC = 3.0V | VI = 2.0V | -75 | — | — | µA |
| | | | VI = 0.8V | 75 | — | — | |
| IBHL | Bus-Hold Input Sustain Current | VCC = 2.3V | VI = 1.7V | -45 | — | — | µA |
| | | | VI = 0.7V | 45 | — | — | |
| IBHHO | Bus-Hold Input Overdrive Current | VCC = 3.6V | VI = 0 to 3.6V | — | — | ± 500 | µA |
| | | | | | | | NEW16link |

NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------|---------------------|--------------------------------|---------------------------|-----------|------|------|
| VOH | Output HIGH Voltage | VCC = 2.3V to 3.6V | I _{OH} = - 0.1mA | VCC - 0.2 | — | V |
| | | VCC = 2.3V | I _{OH} = - 6mA | 2 | — | |
| | | VCC = 2.3V | I _{OH} = - 12mA | 1.7 | — | |
| | | VCC = 2.7V | | 2.2 | — | |
| | | VCC = 3.0V | | 2.4 | — | |
| | | VCC = 3.0V | I _{OH} = - 24mA | 2 | — | |
| VOL | Output LOW Voltage | VCC = 2.3V to 3.6V | I _{OL} = 0.1mA | — | 0.2 | V |
| | | VCC = 2.3V | I _{OL} = 6mA | — | 0.4 | |
| | | | I _{OL} = 12mA | — | 0.7 | |
| | | VCC = 2.7V | I _{OL} = 12mA | — | 0.4 | |
| | | VCC = 3.0V | I _{OL} = 24mA | — | 0.55 | |

NEW16link

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = -40°C to +85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

| Symbol | Parameter | Test Conditions | V _{CC} = 2.5V ± 0.2V | V _{CC} = 3.3V ± 0.3V | Unit |
|--------|---|---------------------------------|-------------------------------|-------------------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance Outputs enabled | C _L = 0pF, f = 10MHz | 62 | 60 | pF |
| | Power Dissipation Capacitance Outputs disabled | | 32 | 36 | |

SWITCHING CHARACTERISTICS⁽¹⁾

| Symbol | Parameter | V _{CC} = 2.5V ± 0.2V | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------|---|-------------------------------|------|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| f _{MAX} | | 150 | — | 150 | — | 150 | — | MHz |
| t _{PLH} | Propagation Delay xCLK to xQ _x | 1 | 5.3 | — | 4.9 | 1 | 4.2 | ns |
| t _{PZH} | Output Enable Time x _{OE} to xQ _x | 1 | 6.2 | — | 5.9 | 1 | 4.8 | ns |
| t _{PHZ} | Output Disable Time x _{OE} to xQ _x | 1 | 5.3 | — | 4.7 | 1.2 | 4.3 | ns |
| t _{PLZ} | | — | — | — | — | — | — | ps |
| t _{su} | Setup Time, data before CLK↑ | 2.1 | — | 2.2 | — | 1.9 | — | ns |
| t _h | Hold Time, data after CLK↑ | 0.6 | — | 0.5 | — | 0.5 | — | ns |
| t _w | Pulse Duration, CLK HIGH or LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t _{sk(0)} | Output Skew ⁽²⁾ | — | — | — | — | — | 500 | ps |

NOTES:

1. See test circuits and waveforms. T_A = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | $V_{CC(1)} = 3.3V \pm 0.3V$ | $V_{CC(1)} = 2.7V$ | $V_{CC(2)} = 2.5V \pm 0.2V$ | Unit |
|------------|-----------------------------|--------------------|-----------------------------|------|
| V_{LOAD} | 6 | 6 | $2 \times V_{CC}$ | V |
| V_{IH} | 2.7 | 2.7 | V_{CC} | V |
| V_T | 1.5 | 1.5 | $V_{CC} / 2$ | V |
| V_{LZ} | 300 | 300 | 150 | mV |
| V_{HZ} | 300 | 300 | 150 | mV |
| C_L | 50 | 50 | 30 | pF |

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

SWITCH POSITION

| Test | Switch |
|-----------------|------------|
| Open Drain | V_{LOAD} |
| Disable Low | |
| Enable Low | |
| Disable High | GND |
| Enable High | |
| All Other tests | Open |

NEW16link

OUTPUT SKEW - TSK (x)




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

ALVC Link

NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION

| IDT | XX | ALVC | X | XX | XXXX | XX | |
|-------------|----|----------|---|--------|-------------|---------|--|
| Temp. Range | | Bus-Hold | | Family | Device Type | Package | |
| | | | | | | BF | Low-Profile Fine Pitch Ball Grid Array (BF96-1) |
| | | | | | 374 | 374 | 32-Bit Edge Triggered D-Type Flip-Flop with 3-State Outputs |
| | | | | | 32 | 32 | 32-Bit Bus Density with Resistors, ±24mA |
| | | | | | H | H | Bus-Hold |
| | | | | | 74 | 74 | -40°C to +85°C |



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
[www.idt.com*](http://www.idt.com)

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.