



## 3.3V CMOS 18-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16843

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(0)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,  
and 0.40mm pitch TVSOP packages
- Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
- $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$ , Normal Range
- $V_{cc} = 2.7\text{V}$  to  $3.6\text{V}$ , Extended Range
- $V_{cc} = 2.5\text{V} \pm 0.2\text{V}$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin

### Drive Features for ALVCH16843:

- High Output Drivers:  $\pm 24\text{mA}$
- Suitable for heavy loads

### APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

### DESCRIPTION:


The ALVCH16843 is built using advanced dual metal CMOS technology. This device has two 9-bit D-type latches featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (LE), clear ( $\overline{CLR}$ ), preset ( $\overline{PRE}$ ) and output enable ( $\overline{OE}$ ) control pins.

When  $\overline{OE}$  is low, the data in the registers appear at the outputs. When  $\overline{OE}$  is high, the outputs are in the high impedance OFF state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The ALVCH16843 has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16843 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

## PIN CONFIGURATION

1CLR	1	56	1LE
1OE	2	55	1PRE
1Q0	3	54	1D0
GND	4	53	GND
1Q1	5	52	1D1
1Q2	6	51	1D2
Vcc	7	50	Vcc
1Q3	8	49	1D3
1Q4	9	48	1D4
1Q5	10	47	1D5
GND	11	46	GND
1Q6	12	45	1D6
1Q7	13	44	1D7
1Q8	14	43	1D8
2Q0	15	42	2D0
2Q1	16	41	2D1
2Q2	17	40	2D2
GND	18	39	GND
2Q3	19	38	2D3
2Q4	20	37	2D4
2Q5	21	36	2D5
Vcc	22	35	Vcc
2Q6	23	34	2D6
2Q7	24	33	2D7
GND	25	32	GND
2Q8	26	31	2D8
2OE	27	30	2PRE
2CLR	28	29	2LE

SSOP/  
TSSOP/TVSOP  
TOP VIEW

## PIN DESCRIPTION

Symbol	Description
XCLR	Clear input (Active LOW)
XOE	Output enable input (Active LOW)
XPRE	Preset input (Active LOW)
XLE	Latch enable input
XDx	Data inputs <sup>(1)</sup>
XQx	3-State Data outputs
GND	Ground (0V)
Vcc	Positive supply voltage

### NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

## ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to + 4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	-65 to + 150	°C
IOUT	DC Output Current	-50 to + 50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub>	± 50	mA
I <sub>OK</sub>	Continuous Clamp Current, V <sub>O</sub> < 0	-50	mA
I <sub>CC</sub>	Continuous Current through each V <sub>CC</sub> or GND	±100	mA
I <sub>SS</sub>			

NEW16link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	9	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	7	9	pF

NEW16link

### NOTE:

- As applicable to the device type.

## FUNCTION TABLE<sup>(1)</sup>

Inputs					Output
XPRE	XCLR	XOE	XLE	XD <sub>x</sub>	XQ <sub>x</sub>
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>0</sub>
X	X	H	X	X	Z

### NOTES:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance "off" state
- Q<sub>0</sub> = Level of Q before the indicated steady-state input conditions were established

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	μA
I <sub>IL</sub>	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	μA
			Vo = GND	—	—	± 10	μA
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	μA

**NOTE:**

1. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 3.0V	Vi = 2.0V	-75	—	—	μA
			Vi = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	-45	—	—	μA
			Vi = 0.7V	45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	± 500	μA

**NOTES:**

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		VCC = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V	I <sub>OH</sub> = - 24mA	2.4	—	
		VCC = 3.0V		2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		VCC = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		VCC = 3.0V	I <sub>OL</sub> = 24mA	—	0.55	

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. T<sub>A</sub> = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C

Symbol	Parameter	Test Conditions	V <sub>CC</sub> = 2.5V ± 0.2V	V <sub>CC</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C <sub>L</sub> = 0pF, f = 10Mhz	16	18	pF
	Power Dissipation Capacitance Outputs disabled		4	6	

**SWITCHING CHARACTERISTICS (1)**

Symbol	Parameter	VCC = 2.5V ± 0.2V		VCC = 2.7V		VCC = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPHL	Propagation Delay X <sub>D</sub> x to XQ <sub>x</sub>	1	4.3	1	4	1	3.5	ns
	Propagation Delay XLE to XQ <sub>x</sub>	1	4.6	1	3.9	1	3.5	
	Propagation Delay X <sub>P</sub> RE to XQ <sub>x</sub>	1	4.8	1	4.5	1	3.8	
	Propagation Delay x <sub>C</sub> LR to XQ <sub>x</sub>	1	4.8	1	4.3	1	3.9	
tPZH	3-State Output Enable time X <sub>O</sub> E to XQ <sub>x</sub>	1	5.8	1	5.3	1	4.4	ns
tPLZ	3-State Output Disable time X <sub>O</sub> E to XQ <sub>x</sub>	1.1	4.3	1.3	4.4	1.3	4	ns
tsu	Set-up time X <sub>D</sub> x to XLE	0.5	—	0.5	—	0.5	—	ns
t <sub>H</sub>	Hold time X <sub>D</sub> x to XLE	0.9	—	0.9	—	0.9	—	ns
tw	XLE pulse width HIGH	1.5	—	1.5	—	1.5	—	ns
	X <sub>P</sub> RE pulse width LOW	1.5	—	1.5	—	1.5	—	
	X <sub>C</sub> LR pulse width LOW	1.5	—	1.5	—	1.5	—	
tREM	Recovery time X <sub>P</sub> RE to XLE	1.5	—	1.5	—	1.5	—	ns
	Recovery time X <sub>C</sub> LR to XLE	1.5	—	1.5	—	1.5	—	ns
tSK(0)	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms. TA = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

NEW16link

### TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

#### DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

### OUTPUT SKEW - $tsk(x)$




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPLH1|$$

ALVC Link

#### NOTES:


1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



ALVC Link

### ENABLE AND DISABLE TIMES




ALVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

### PULSE WIDTH



ALVC Link

## ORDERING INFORMATION

IDT	XX	ALVC	X	XX	XXX	XX
Temp. Range		Bus-Hold		Family	Device Type	Package
						PV Shrink Small Outline Package (SO56-1)
						PA Thin Shrink Small Outline Package (SO56-2)
						PF Thin Very Small Outline Package (SO56-3)
					843	18-Bit Bus Interface D-Type Latch with 3-State Outputs
					16	Double-Density with Resistors, $\pm 24\text{mA}$
					H	Bus-Hold
					74	-40°C to +85°C



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.