



3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16836

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16836:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- SDRAM Modules
- PC Motherboards
- Workstations


DESCRIPTION:

This 20-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

The ALVCH16836 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16836 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high-impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

PIN CONFIGURATION

	OE	1	56	CLK
	Y ₁	2	55	A ₁
	Y ₂	3	54	A ₂
GND		4	53	GND
	Y ₃	5	52	A ₃
	Y ₄	6	51	A ₄
Vcc		7	50	Vcc
	Y ₅	8	49	A ₅
	Y ₆	9	48	A ₆
	Y ₇	10	47	A ₇
GND		11	46	GND
	Y ₈	12	45	A ₈
	Y ₉	13	44	A ₉
	Y ₁₀	14	SO56-1 SO56-2	A ₁₀
	Y ₁₁	15	SO56-3	A ₁₁
	Y ₁₂	16	41	A ₁₂
	Y ₁₃	17	40	A ₁₃
GND		18	39	GND
	Y ₁₄	19	38	A ₁₄
	Y ₁₅	20	37	A ₁₅
	Y ₁₆	21	36	A ₁₆
Vcc		22	35	Vcc
	Y ₁₇	23	34	A ₁₇
	Y ₁₈	24	33	A ₁₈
GND		25	32	GND
	Y ₁₉	26	31	A ₁₉
	Y ₂₀	27	30	A ₂₀
NC		28	29	LE

SSOP/
TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OE	3-State Output Enable Inputs (Active LOW)
CLK	Register Input Clock
LE	Latch Enable (Active LOW)
A _x	Data Inputs ⁽¹⁾
Y _x	3-State Outputs
NC	No Internal Connection

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	- 0.5 to V _{CC} + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
I _{OUT}	DC Output Current	- 50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _I > V _{CC}	± 50	mA
I _{OK}	Continuous Clamp Current, V _O < 0	- 50	mA
I _{CC}	Continuous Current through each V _{CC} or GND	± 100	mA
I _{SS}			

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NEW16link

- As applicable to the device type.

FUNCTION TABLE (1)

Inputs				Outputs	
OE	LE	CLK	A _x	Y _x	
H	X	X	X	Z	
L	L	X	L	L	
L	L	X	H	H	
L	H	↑	L	L	
L	H	↑	H	H	
L	H	H	X	Y ₀ ⁽²⁾	
L	H	L	X	Y ₀ ⁽³⁾	

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
- Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low.
- Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	VI = VCC	—	—	± 5	μA
I _{IL}	Input LOW Current	VCC = 3.6V	VI = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = VCC	—	—	± 10	μA
I _{OZL}			VO = GND	—	—	± 10	μA
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	μA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	μA

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
IBHH	Bus-Hold Input Sustain Current	VCC = 3.0V	VI = 2.0V	- 75	—	—	μA
			VI = 0.8V	75	—	—	
IBHL	Bus-Hold Input Sustain Current	VCC = 2.3V	VI = 1.7V	- 45	—	—	μA
			VI = 0.7V	45	—	—	
IBHHO	Bus-Hold Input Overdrive Current	VCC = 3.6V	VI = 0 to 3.6V	—	—	± 500	μA
							NEW16link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = - 6mA	2	—	
		VCC = 2.3V	I _{OH} = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V	I _{OH} = - 24mA	2.4	—	
		VCC = 3.0V		2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 6mA	—	0.4	
		VCC = 2.3V	I _{OL} = 12mA	—	0.7	
		VCC = 2.7V	I _{OL} = 12mA	—	0.4	
		VCC = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz			pF
	Power Dissipation Capacitance Outputs disabled				pF

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		150	—	150	—	150	—	MHz
t _{PLH} t _{PHL}	Propagation Delay Ax to Yx	1	4.2	—	4.2	1	3.6	ns
t _{PLH} t _{PHL}	Propagation Delay LE to Yx	1.3	5	—	4.9	1.3	4.2	ns
t _{PLH} t _{PHL}	Propagation Delay CLK to Yx	1.4	5.5	—	5.2	1.4	4.5	ns
t _{PZH} t _{PZL}	Output Enable Time OE to Yx	1.4	5.5	—	5.6	1.1	4.6	ns
t _{PHZ} t _{PLZ}	Output Disable Time OE to Yx	1	4.5	—	4.3	1.3	3.9	ns
t _W	Pulse Duration, LE LOW	3.3	—	3.3	—	3.3	—	ns
t _W	Pulse Duration, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t _{SU}	Setup Time, data before CLK↑	1.4	—	1.7	—	1.5	—	ns
t _{SU}	Setup Time, data before LE ↑, CLK HIGH	1.2	—	1.6	—	1.3	—	ns
t _{SU}	Setup Time, data before LE ↑, CLK LOW	1.4	—	1.5	—	1.2	—	ns
t _H	Hold Time, data after CLK↑	0.9	—	0.9	—	0.9	—	ns
t _H	Hold Time, data after LE ↑, CLK HIGH or LOW	1.1	—	1.1	—	1.1	—	ns
t _{SK(o)}	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See test circuits and waveforms. TA = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.

SWITCHING CHARACTERISTICS FROM 0°C TO 65°C, CL = 50 pF

Symbol	Parameter	Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz			pF
CPD	Power Dissipation Capacitance Outputs disabled				pF


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
 RT = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_F \leq 2.5ns$; $t_R \leq 2.5ns$.
2. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_F \leq 2ns$; $t_R \leq 2ns$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

OUTPUT SKEW - $tsk(x)$




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

ALVC Link

NOTES:


1. For $tsk(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $tsk(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.*