



3.3V CMOS 18-BIT REGISTERED BUS TRANS- CEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16525

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16525:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems


DESCRIPTION:

This 18-bit registered bus transceiver is built using advanced dual metal CMOS technology. Data flow in each direction is controlled by output-enable ($OEAB$ and $OEBA$) and clock-enable ($CLKENAB$ and $CLKENBA$) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate $CLKEN$ inputs are low. The A-to-B data transfer is synchronized to the $CLKAB$ input, and B-to-A data transfer is synchronized with the $CLK1BA$ and $CLK2BA$ inputs.

The ALVCH16525 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16525 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

APRIL 1999

PIN CONFIGURATION

CLKENAB		1	56	SEL
OEAB		2	55	CLKAB
A1		3	54	B1
GND		4	53	GND
A2		5	52	B2
A3		6	51	B3
Vcc		7	50	Vcc
A4		8	49	B4
A5		9	48	B5
A6		10	47	B6
GND		11	46	GND
A7		12	45	B7
A8		13	44	B8
A9	SO56-1	14	43	B9
A10	SO56-2	15	42	B10
A11	SO56-3	16	41	B11
A12		17	40	B12
GND		18	39	GND
A13		19	38	B13
A14		20	37	B14
A15		21	36	B15
Vcc		22	35	Vcc
A16		23	34	B16
A17		24	33	B17
GND		25	32	GND
A18		26	31	B18
OEBA		27	30	CLK1BA
CLKENBA		28	29	CLK2BA

SSOP/TSSOP/TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	-65 to + 150	°C
I _{OUT}	DC Output Current	-50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _i < 0 or V _i > Vcc	± 50	mA
I _{OK}	Continuous Clamp Current, V _o < 0	-50	mA
I _{CC}	Continuous Current through each Vcc or GND	±100	mA
I _{SS}			

NEW!6link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
CLKAB	Clock Input for the A to B direction
CLK1BA	Clock Input for the B to A pipeline register
CLK2BA	Clock Input for the B to A output register
CLKENBA	Clock Enable for the CLK1BA and CLK2BA clocks (Active LOW)
CLKENAB	Clock Enable for the CLKAB clock (Active LOW)
OEAB	Output Enable for the B port (Active LOW)
OEBA	Output Enable for the A port (Active LOW)
SEL	Select pin for pipelined/non-pipelined mode in the B-to-A direction (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLES (1)

A-TO-B STORAGE ($\overline{OEAB} = L$, $\overline{OEBA} = H$)			
Inputs		Output	
CLKENAB	CLKAB	Ax	Bx
H	X	X	$B_0^{(2)}$
L	↑	L	L
L	↑	H	H

B-TO-A STORAGE ($\overline{OEBA} = L$, $\overline{OEAB} = H$)					
Inputs					Output
CLKENBA	CLK2BA	CLK1BA	SEL	Bx	Ax
H	X	X	X	X	$A_0^{(2)}$
L	↑	X	H	L	L
L	↑	X	H	H	H
L	↑	↑	L	L	$L^{(3)}$
L	↑	↑	L	H	$H^{(3)}$

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW-to-HIGH Transition
2. Output level before the indicated steady-state input conditions were established.
3. Three CLK1BA edges are one CLK2BA needed to propagate data from B to A when SEL is low.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	Vcc = 3.6V	VI = Vcc	—	—	± 5	µA
I _{IL}	Input LOW Current	Vcc = 3.6V	VI = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	VO = Vcc	—	—	± 10	µA
			VO = GND	—	—	± 10	
V _{IK}	Clamp Diode Voltage	Vcc = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I _{CC1} I _{CC2} I _{CCZ}	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	µA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH}	Bus-Hold Input Sustain Current	V _{CC} = 3.0V	V _I = 2.0V	- 75	—	—	μA
I _{BHL}			V _I = 0.8V	75	—	—	
I _{BHH}	Bus-Hold Input Sustain Current	V _{CC} = 2.3V	V _I = 1.7V	- 45	—	—	μA
I _{BHL}			V _I = 0.7V	45	—	—	
I _{BHHO}	Bus-Hold Input Overdrive Current	V _{CC} = 3.6V	V _I = 0 to 3.6V	—	—	± 500	μA
I _{BHLO}							

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = 2.3V to 3.6V	I _{OH} = - 0.1mA	V _{CC} - 0.2	—	V
		V _{CC} = 2.3V	I _{OH} = - 6mA	2	—	
		V _{CC} = 2.3V	I _{OH} = - 12mA	1.7	—	
		V _{CC} = 2.7V		2.2	—	
		V _{CC} = 3.0V		2.4	—	
		V _{CC} = 3.0V	I _{OH} = - 24mA	2	—	
V _{OL}	Output LOW Voltage	V _{CC} = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		V _{CC} = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		V _{CC} = 2.7V	I _{OL} = 12mA	—	0.4	
		V _{CC} = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	$C_L = 0\text{pF}, f = 10\text{MHz}$	—	160	pF
CPD	Power Dissipation Capacitance Outputs disabled		—	160	pF

SWITCHING CHARACTERISTICS ⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fMAX		120	—	125	—	150	—	MHz
tPLH	Propagation Delay CLKAB to Bx or CLK2BA to Ax	1	4.5	—	4.4	1	4.2	ns
tPHL	Output Enable Time OEAB to Bx or OEBA to Ax	1	6.1	—	6.1	1	5.1	ns
tPHZ	Output Disable Time OEAB to Bx or OEBA to Ax	1	6.3	—	5.4	1	4.9	ns
tsu	Setup Time, Ax data before CLKAB↑	1.3	—	1.3	—	1.3	—	ns
tsu	Setup Time, Bx data before CLK2BA↑	2.1	—	1.8	—	1.7	—	ns
tsu	Setup Time, Bx data before CLK1BA↑	1.3	—	1.2	—	1.1	—	ns
tsu	Setup Time, SEL before CLK2BA↑	3.3	—	3.3	—	3.3	—	ns
tsu	Setup Time, CLKENAB before CLKAB↑	2.1	—	1.9	—	1.6	—	ns
tsu	Setup Time, CLKENBA before CLK1BA↑	2.7	—	2.5	—	2.1	—	ns
tsu	Setup Time, CLKENBĀ before CLK2BA↑	2.7	—	2.5	—	2.2	—	ns
tH	Hold Time, Ax data after CLKAB↑	0.7	—	0.4	—	0.9	—	ns
tH	Hold Time, Bx data after CLK2BA↑	0.4	—	0	—	0.6	—	ns
tH	Hold Time, Bx data after CLK1BA↑	0.8	—	0.4	—	1	—	ns
tH	Hold Time, SEL after CLK2BA↑	0	—	0	—	0.1	—	ns
tH	Hold Time, CLKENAB after CLKAB↑	0.1	—	0.3	—	0.3	—	ns
tH	Hold Time, CLKENBA after CLK1BA↑	0	—	0	—	0.1	—	ns
tH	Hold Time, CLKENBĀ after CLK2BA↑	0	—	0	—	0	—	ns
tw	Pulse Duration, CLK HIGH or LOW	3.2	—	3.2	—	3	—	ns
tsk(o)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See test circuits and waveforms. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC}/2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

- C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

OUTPUT SKEW - $tsk(x)$




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

ALVC Link

NOTES:


1. For $tsk(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $tsk(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION


CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.