



3.3V CMOS 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUT- PUTS AND BUS-HOLD

IDT74ALVCH162841

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{SK(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range
- $V_{CC} = 2.7\text{V}$ to 3.6V , Extended Range
- $V_{CC} = 2.5\text{V} \pm 0.2\text{V}$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH162841:

- Balanced Output Drivers: $\pm 12\text{mA}$
- Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This bus-interface D-type latch is built using advanced dual metal CMOS technology. The ALVCH162841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-imped-



ance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The ALVCH162841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs. A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The ALVCH162841 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels.

The ALVCH162841 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SSOP/TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
|-------------------|-----------------------------------|
| xDx | Data Inputs ⁽¹⁾ |
| xLE | Latch Enable Inputs |
| x \overline{OE} | Output Enable Inputs (Active LOW) |
| xQx | 3-State Outputs |

NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

| Symbol | Description | Max. | Unit |
|----------------------|----------------------------------------------------------------------|--------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | - 0.5 to + 4.6 | V |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | - 0.5 to VCC + 0.5 | V |
| TSTG | Storage Temperature | - 65 to + 150 | °C |
| IOUT | DC Output Current | - 50 to + 50 | mA |
| I _{IK} | Continuous Clamp Current, V _I < 0 or V _I > VCC | ± 50 | mA |
| I _{OK} | Continuous Clamp Current, V _O < 0 | - 50 | mA |
| I _{CC} | Continuous Current through each VCC or GND | ± 100 | mA |

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VCC terminals.
- All terminals except VCC.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 5 | 7 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 7 | 9 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 7 | 9 | pF |

NEW16link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (each 10-bit latch) (1)

| Inputs | | | Output |
|--------|-----|-------------------|----------------|
| xDx | xLE | x \overline{OE} | xQx |
| H | H | L | H |
| L | H | L | L |
| X | L | L | Q ₀ |
| X | X | H | Z |

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
Q₀ = Level of the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = – 40°C to +85°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------------------------------------------------------|--------------------------------------------------------|--------------------------------------------------------------------------------|----------------------------------|------|---------------------|-------|------|
| V _{IH} | Input HIGH Voltage Level | V _{CC} = 2.3V to 2.7V | | 1.7 | — | — | V |
| | | V _{CC} = 2.7V to 3.6V | | 2 | — | — | |
| V _{IL} | Input LOW Voltage Level | V _{CC} = 2.3V to 2.7V | | — | — | 0.7 | V |
| | | V _{CC} = 2.7V to 3.6V | | — | — | 0.8 | |
| I _{IH} | Input HIGH Current | V _{CC} = 3.6V | V _I = V _{CC} | — | — | ± 5 | μA |
| I _{IL} | Input LOW Current | V _{CC} = 3.6V | V _I = GND | — | — | ± 5 | |
| I _{OZH} | High Impedance Output Current (3-State Output pins) | V _{CC} = 3.6V | V _O = V _{CC} | — | — | ± 10 | μA |
| I _{OZL} | | | V _O = GND | — | — | ± 10 | μA |
| V _{IK} | Clamp Diode Voltage | V _{CC} = 2.3V, I _{IN} = – 18mA | | — | – 0.7 | – 1.2 | V |
| V _H | Input Hysteresis | V _{CC} = 3.3V | | — | 100 | — | mV |
| I _{CCL} I _{CCH} I _{CCZ} | Quiescent Power Supply Current | V _{CC} = 3.6V V _{IN} = GND or V _{CC} | | — | 0.1 | 40 | μA |
| ΔI _{CC} | Quiescent Power Supply Current Variation | One input at V _{CC} – 0.6V, other inputs at V _{CC} or GND | | — | — | 750 | μA |

NEW16link

NOTE:

1. Typical values are at V_{CC} = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|----------------------------------------|----------------------------------|------------------------|----------------------------|------|---------------------|-------|------|
| I _{BHH} | Bus-Hold Input Sustain Current | V _{CC} = 3.0V | V _I = 2.0V | – 75 | — | — | μA |
| I _{BHL} | | | V _I = 0.8V | 75 | — | — | |
| I _{BHH} | Bus-Hold Input Sustain Current | V _{CC} = 2.3V | V _I = 1.7V | – 45 | — | — | μA |
| I _{BHL} | | | V _I = 0.7V | 45 | — | — | |
| I _{BHHO} I _{BHLO} | Bus-Hold Input Overdrive Current | V _{CC} = 3.6V | V _I = 0 to 3.6V | — | — | ± 500 | μA |

NEW16link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|-----------|------|------|
| VOH | Output HIGH Voltage | VCC = 2.3V to 3.6V | IOH = – 0.1mA | VCC – 0.2 | — | V |
| | | VCC = 2.3V | IOH = – 4mA | 1.9 | — | |
| | | | IOH = – 6mA | 1.7 | — | |
| | | VCC = 2.7V | IOH = – 4mA | 2.2 | — | |
| | | | IOH = – 8mA | 2 | — | |
| | | VCC = 3.0V | IOH = – 6mA | 2.4 | — | |
| | | | IOH = – 12mA | 2 | — | |
| VOL | Output LOW Voltage | VCC = 2.3V to 3.6V | IOL = 0.1mA | — | 0.2 | V |
| | | VCC = 2.3V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 6mA | — | 0.55 | |
| | | VCC = 2.7V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 8mA | — | 0.6 | |
| | | VCC = 3.0V | IOL = 6mA | — | 0.55 | |
| | | | IOL = 12mA | — | 0.8 | |

NEW16link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = – 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

| Symbol | Parameter | Test Conditions | VCC = 2.5V ± 0.2V | VCC = 3.3V ± 0.3V | Unit |
|--------|---------------------------------------------------|---------------------|-------------------|-------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance Outputs enabled | CL = 0pF, f = 10Mhz | 15 | 22 | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | 2 | 5 | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | V _{CC} = 2.5V ± 0.2V | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------------------------|-----------------------------------|-------------------------------|------|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay xDx to xQx | 1.3 | 5.5 | — | 5.2 | 1.3 | 4.5 | ns |
| t _{PLH} t _{PHL} | Propagation Delay xLE to xQx | 1.2 | 6 | — | 5.6 | 1.1 | 5 | ns |
| t _{PZH} t _{PZL} | Output Enable Time xOE to xQx | 1.2 | 6.7 | — | 6.6 | 1.1 | 5.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time xOE to xQx | 1.1 | 5.5 | — | 5 | 1.2 | 4.6 | ns |
| t _{SU} | Set-Up Time, data before LE↑ | 0.9 | — | 0.7 | — | 1.1 | — | ns |
| t _H | Hold Time, data after LE↑ | 1.1 | — | 1.4 | — | 1 | — | ns |
| t _w | Pulse Width, xLE HIGH or LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t _{SK(0)} | Output skew ⁽²⁾ | — | — | — | — | — | 500 | ps |

NOTES:

1. See test circuits and waveforms. T_A = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

| Symbol | V _{CC} (1)= 3.3V±0.3V | V _{CC} (1)= 2.7V | V _{CC} (2)= 2.5V±0.2V | Unit |
|-------------------|--------------------------------|---------------------------|--------------------------------|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

DEFINITIONS:

C_L= Load capacitance: includes jig and probe capacitance.

R_T= Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|-----------------------------------------|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |

NEW16link

OUTPUT SKEW - t_{SK} (x)




ALVC Link

NOTES:


1. For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION

| IDT | XX | ALVC | X | XXX | XXX | XX | |
|-----|-------------|------|----------|--------|-------------|---------|--------------------------------------------------------|
| | Temp. Range | | Bus-Hold | Family | Device Type | Package | |
| | | | | | | PV | Shrink Small Outline Package (SO56-1) |
| | | | | | | PA | Thin Shrink Small Outline Package (SO56-2) |
| | | | | | | PF | Thin Very Small Outline Package (SO56-3) |
| | | | | | 841 | | 20-Bit Bus-Interface D-Type Latch with 3-State Outputs |
| | | | | | 162 | | Double-Density with Resistors, $\pm 12\text{mA}$ |
| | | | | | H | | Bus-Hold |
| | | | | | 74 | | -40°C to $+85^{\circ}\text{C}$ |



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.