



3.3V CMOS 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16282

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{CC} = 1.65\text{V}$ to 3.6V
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TVSOP package

Drive Features for ALVCH16282:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

DESCRIPTION:

This 18-bit to 36-bit registered bus exchanger is manufactured using advanced dual metal CMOS technology. This device is intended for use in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The ALVCH16282 provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (\overline{SEL}) input selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable (\overline{OE}) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.


The ALVCH16282 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16282 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

APPLICATIONS:

- SDRAM Modules
- PC Motherboards
- Workstations

FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

JULY 2000

PIN CONFIGURATION

Vcc	1	80	Vcc
GND	2	79	GND
2B9	3	78	1B10
1B9	4	77	2B10
2B8	5	76	1B11
GND	6	75	GND
1B8	7	74	2B11
2B7	8	73	1B12
1B7	9	72	2B12
Vcc	10	71	VCC
2B6	11	70	1B13
1B6	12	69	2B13
2B5	13	68	1B14
1B5	14	67	2B14
GND	15	66	GND
2B4	16	SO80-1	65
1B4	17		1B15
2B3	18		2B15
1B3	19		1B16
Vcc	20		Vcc
GND	21		GND
2B2	22		1B17
1B2	23		2B17
2B1	24		1B18
1B1	25		2B18
Vcc	26		Vcc
A1	27		A18
A2	28		A17
A3	29		A16
GND	30		GND
A4	31		A15
A5	32		A14
A6	33		A13
Vcc	34		Vcc
A7	35		A12
A8	36		A11
A9	37		A10
GND	38		GND
CLK	39		OE
SEL	40		DIR

TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM(3)	Terminal Voltage with Respect to GND	-0.5 to VCC + 0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
IIK	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
IOK	Continuous Clamp Current, Vo < 0	-50	mA
ICC	Continuous Current through each Vcc or GND	±100	mA
ISS			

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	—	pF
COUT	Output Capacitance	VOUT = 0V	7	—	pF
Ci/o	I/O Port Capacitance	VIN = 0V	7	—	pF

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
OE	3-State Output Enable Input (Active LOW)
CLK	Register Input Clock
SEL	Select Input
Ax	Data Inputs or 3-State Outputs ⁽¹⁾
xBx	Data Inputs or 3-State Outputs ⁽¹⁾
DIR	Direction Control Input

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLES (1)

A-TO-B STORAGE ($\overline{OE} = L$ AND $DIR = H$)

Inputs			Outputs	
SEL	CLK	Ax	1Bx	2Bx
H	X	X	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	↑	L	L ⁽³⁾	L
L	↑	H	H ⁽³⁾	H

OUTPUT ENABLE

Inputs			Outputs		
CLK	OE	SEL	DIR	Ax	1Bx, 2Bx
↑	H	X	X	Z	Z
↑	L	L	H	Z	Active
↑	L	L	L	Active	Z
X	L	H	X	A ₀ ⁽²⁾	1B ₀ ⁽²⁾ , 2B ₀ ⁽²⁾

B-TO-A STORAGE ($\overline{OE} = L$ AND $DIR = L$)

Inputs				Output
SEL	CLK	1Bx	2Bx	Ax
H	↑	X	L	L ⁽⁴⁾
H	↑	X	H	H ⁽⁴⁾
L	↑	L	X	L
L	↑	H	X	H

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
2. Output level before the indicated steady-state input conditions were established.
3. Two CLK edges are needed to propagate data.
4. Two CLK edges are needed to propagate the data. The data is loaded in the first register when \overline{SEL} is LOW and propagates to the second register when \overline{SEL} is HIGH.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 1.65V to 1.95V		0.65 x Vcc	—	—	V
		Vcc = 2.3V to 2.7V		1.7	—	—	
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 1.65V to 1.95V		—	—	0.35 x Vcc	V
		Vcc = 2.3V to 2.7V		—	—	0.7	
		Vcc = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	µA
I _{IL}	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
I _{OZH} I _{OZL}	High Impedance Output Current (excluding bus-hold pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	µA
			Vo = GND	—	—	± 10	
V _H	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I _{CC1} I _{CC2} I _{CC3}	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	µA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH}	Bus-Hold Input Sustain Current	V _{CC} = 3.0V	V _I = 2.0V	- 75	—	—	μA
I _{BHL}			V _I = 0.8V	75	—	—	
I _{BHH}	Bus-Hold Input Sustain Current	V _{CC} = 2.3V	V _I = 1.7V	- 45	—	—	μA
I _{BHL}			V _I = 0.7V	45	—	—	
I _{BHHO}	Bus-Hold Input Overdrive Current	V _{CC} = 3.6V	V _I = 0 to 3.6V	—	—	± 500	μA
I _{BHLO}							

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = 1.65V to 3.6V	I _{OH} = - 4mA	V _{CC} - 1.2	—	V
		V _{CC} = 1.65V	I _{OH} = - 4mA	1.2	—	
		V _{CC} = 2.3V	I _{OH} = - 6mA	2	—	
		V _{CC} = 2.3V	I _{OH} = - 12mA	1.7	—	
		V _{CC} = 2.7V		2.2	—	
		V _{CC} = 3.0V		2.4	—	
		V _{CC} = 3.0V	I _{OH} = - 24mA	2	—	
V _{OL}	Output LOW Voltage	V _{CC} = 1.65V to 3.6V	I _{OL} = 4mA	—	0.45	V
		V _{CC} = 1.65V	I _{OL} = 4mA	—	0.45	
		V _{CC} = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		V _{CC} = 2.7V	I _{OL} = 12mA	—	0.4	
		V _{CC} = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	$CL = 0\text{pF}, f = 10\text{Mhz}$	282	310	pF
CPD	Power Dissipation Capacitance Outputs disabled		208	228	pF

SWITCHING CHARACTERISTICS ⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{MAX}		150	—	150	—	150	—	MHz
t_{PLH}	Propagation Delay CLK to Ax	1	6.1	—	5.5	1.4	5	ns
t_{PHL}	Propagation Delay CLK to xBx	1.2	6.3	—	5.7	1.6	5.3	ns
t_{PZH}	Output Enable Time CLK to Ax	1.5	6.5	1.3	6.1	1.2	5.7	ns
t_{PZL}	Output Enable Time CLK to xBx	1.5	6.5	1.3	6.1	1.2	5.7	ns
t_{PHZ}	Output Disable Time CLK to Ax	1.5	6.9	1.3	6.3	1.2	5.7	ns
t_{PLZ}	Output Disable Time CLK to xBx	1.5	6.9	1.3	6.3	1.2	5.7	ns
t_{PZH}	Output Enable Time \overline{OE} to Ax	1.3	6.9	—	6.3	1.2	5.7	ns
t_{PZL}	Output Enable Time \overline{OE} to xBx	2.3	8.7	—	8.1	2.3	7.4	ns
t_{PHZ}	Output Disable Time \overline{OE} to Ax	1.5	7	—	5.6	1.8	5.7	ns
t_{PLZ}	Output Disable Time \overline{OE} to xBx	2.1	7.9	—	6.4	2.3	6.4	ns
tsu	Setup Time, Ax data before CLK↑	2.4	—	2.3	—	2	—	ns
tsu	Setup Time, xBx data before CLK↑	2.2	—	2.2	—	1.8	—	ns
tsu	Setup Time, DIR before CLK↑	2.2	—	2.1	—	1.7	—	ns
tsu	Setup Time, SEL before CLK↑	2	—	2	—	1.8	—	ns
t_H	Hold Time, Ax data after CLK↑	0.5	—	0.5	—	0.7	—	ns
t_H	Hold Time, xBx data after CLK↑	0.5	—	0.5	—	0.6	—	ns
t_H	Hold Time, DIR after CLK↑	0.5	—	0.5	—	0.5	—	ns
t_H	Hold Time, SEL after CLK↑	0.7	—	0.7	—	0.8	—	ns
t_W	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns

NOTE:


- See test circuits and waveforms. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC}/2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
 RT = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.

SWITCH POSITION


Test	Switch
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ORDERING INFORMATION



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.*