



3.3V CMOS 12-BIT SYNCHRONOUS BUS EXCHANGER WITH BUS-HOLD

IDT74ALVCH16276

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to $+85^\circ\text{C}$
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16276:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


This 12-bit synchronous bus exchanger is built using dual metal CMOS technology. The ALVCH16276 device is a high-speed, bidirectional, 12-bit, registered, bus multiplexer for use in synchronous memory interleaving applications. All registers have a common clock and use a clock enable (CE_{Exx}) on each data register to control data sequencing. The output enables and mux select (\overline{OEA} , \overline{OEB} and SEL) are also under synchronous control allowing direction changes to be edge triggered events.


The ALVCH16276 has three 12-bit ports. Data may be transferred between the A port and either/both of the B ports. The clock enable (CE_{1B}, CE_{2B}, CE_{A1B} and CE_{A2B}) inputs control data storage. Both B ports have a common output enable (\overline{OEB}) to aid in synchronously loading the B registers from the B port.

The ALVCH16276 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16276 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



PIN CONFIGURATION

**SSOP/
TSSOP/TVSOP
TOP VIEW**

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	- 0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
I _{OUT}	DC Output Current	- 50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _i < 0 or V _i > Vcc	± 50	mA
I _{OK}	Continuous Clamp Current, V _o < 0	- 50	mA
I _{CC}	Continuous Current through each Vcc or GND	± 100	mA
I _{SS}			

NEW16link

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NEW16link

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ⁽¹⁾
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾
CLK	I	Clock Input
$\overline{CEA1B}$	I	Clock Enable Input for the A-1B Register. If $\overline{CEA1B}$ is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
$\overline{CEA2B}$	I	Clock Enable Input for the A-2B Register. If $\overline{CEA2B}$ is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
$\overline{CE1B}$	I	Clock Enable Input for the 1B-A Register. If $\overline{CE1B}$ is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW).
$\overline{CE2B}$	I	Clock Enable Input for the 2B-A Register. If $\overline{CE2B}$ is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW).
SEL	I	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to A Port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B Port to A Port.
\overline{OEA}	I	Synchronous Output Enable for A Port (Active LOW).
\overline{OEB}	I	Synchronous Output Enable for 1B Port and 2B Port (Active LOW).

NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLES⁽¹⁾

Inputs							Output
1Bx	2Bx	SEL	$\overline{CE1B}$	$\overline{CE2B}$	\overline{OEA}	CLK	Ax
H	X	H	L	X	L	—	H
L	X	H	L	X	L	—	L
X	X	H	H	X	L	—	$Ao^{(2)}$
X	H	L	X	L	L	—	H
X	L	L	X	L	L	—	L
X	X	L	X	H	L	—	$Ao^{(2)}$
X	X	X	X	X	H	—	Z

Inputs					Outputs	
Ax	$\overline{CEA1B}$	$\overline{CEA2B}$	\overline{OEB}	CLK	1Bx	2Bx
H	L	L	L	—	H	H
L	L	L	L	—	L	L
H	L	H	L	—	H	$Bo^{(2)}$
L	L	H	L	—	L	$Bo^{(2)}$
H	H	L	L	—	$Bo^{(2)}$	H
L	H	L	L	—	$Bo^{(2)}$	L
X	H	H	L	—	$Bo^{(2)}$	$Bo^{(2)}$
X	X	X	H	—	Z	Z
X	X	X	L	—	Active	Active

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
2. Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	μA
I _{IL}	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	μA
			Vo = GND	—	—	± 10	μA
V _{IK}	Clamp Diode Voltage	Vcc = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	μA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	μA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	Vcc = 3.0V	Vi = 2.0V	-75	—	—	μA
			Vi = 0.8V	75	—	—	
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	-45	—	—	μA
			Vi = 0.7V	45	—	—	
I _{BHHO} I _{BHLO}	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	± 500	μA

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = - 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = - 6mA	2	—	
		Vcc = 2.3V	I _{OH} = - 12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V	I _{OH} = - 24mA	2.4	—	
		Vcc = 3.0V		2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 6mA	—	0.4	
		Vcc = 2.7V	I _{OL} = 12mA	—	0.7	
		Vcc = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. T_A = - 40°C to + 85°C.

NEW16link

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz	55	59	pF
	Power Dissipation Capacitance Outputs disabled		46	49	

SWITCHING CHARACTERISTICS (1)

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PLH}	Propagation Delay CLK to 1Bx or CLK to 2Bx	1.5	5	1.5	4.7	1.5	4.3	ns
t _{PLH}	Propagation Delay CLK to Ax, SEL stable and CExB enabled	1.5	5.3	1.5	5	1.5	4.6	ns
t _{PLH}	Propagation Delay SEL changing and CExB disabled	1.5	5.7	1.5	5.3	1.5	5.1	ns
t _{PLH}	Propagation Delay SEL changing and CExB enabled	1.5	5.8	1.5	5.4	1.5	5.1	ns
t _{PZH}	Output Enable Time CLK to Ax, CLK to 1Bx, or CLK to 2Bx	1.5	5.6	1.5	5.2	1.5	5	ns
t _{PLZ}	Output Disable Time CLK to Ax, CLK to 1Bx, or CLK to 2Bx	1.3	4.7	1.5	5.2	1.5	5	ns
t _{SU}	Setup Time, data to CLK, HIGH or LOW	1	—	1	—	1	—	ns
t _{SU}	Setup Time, OEA to CLK, OEB to CLK	1	—	1	—	1	—	ns
t _{SU}	Setup Time, SEL to CLK	1	—	1	—	1	—	ns
t _{SU}	Setup Time, CEA1B to CLK, CE1B to CLK CE2B to CLK, or CEA2B to CLK	1	—	1	—	1	—	ns
t _H	Hold Time, CLK to data	1	—	1	—	1	—	ns
t _H	Hold Time, CLK to OEA, CLK to OEB, CLK to SEL	1	—	1	—	1	—	ns
t _H	Hold Time, CLK to CEA1B, CLK to CE1B, CLK to CE2B, CLK to CEA2B	1	—	1	—	1	—	ns
t _W	Pulse Width, CLK HIGH	2.5	—	2.5	—	2.5	—	ns
tsk(0)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. T_A = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.
 RT = Termination resistance: should be equal to Zout of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; t_f $\leq 2.5\text{ns}$; t_r $\leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; t_f $\leq 2\text{ns}$; t_r $\leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other tests	Open

NEW16link

OUTPUT SKEW - TSK (x)




$$TSK(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

ALVC Link

NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.