



## 3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16271

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(0)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,  
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to 3.6V, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 $\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin

### Drive Features for ALVCH16271:

- High Output Drivers:  $\pm 24\text{mA}$
- Suitable for heavy loads

### APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

### DESCRIPTION:


The ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE) inputs are low. The select (SEL) line selects 1B or 2B data for the A inputs. Data flow is controlled by the active-low output enables (OEA, OEB).

The ALVCH16271 has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


The ALVCH16271 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

**PIN CONFIGURATION****FUNCTION TABLES<sup>(1)</sup>****OUTPUT ENABLE**

Inputs		Outputs	
<u>OEA</u>	<u>OEB</u>	<u>Ax</u>	<u>1Bx, 2Bx</u>
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

**A-TO-B STORAGE (OEB = L)**

Inputs				Outputs	
<u>CLKENA1</u>	<u>CLKENA2</u>	<u>CLK</u>	<u>Ax</u>	<u>1Bx</u>	<u>2Bx</u>
H	H	X	X	$1B_0^{(2)}$	$2B_0^{(2)}$
L	X	$\uparrow$	L	L	X
L	X	$\uparrow$	H	H	X
X	L	$\uparrow$	L	X	L
X	L	$\uparrow$	H	X	H

**B-TO-A STORAGE (OEA = L)**

Inputs					Outputs
<u>LE1B</u>	<u>LE2B</u>	<u>SEL</u>	<u>1Bx</u>	<u>2Bx</u>	<u>Ax</u>
H	H	X	X	X	$A_0^{(2)}$
H	H	X	X	X	$A_0^{(2)}$
L	X	H	L	X	L
L	X	H	H	X	H
X	L	L	X	L	L
X	L	L	X	H	H

**NOTES:**

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
 $\uparrow$  = LOW-to-HIGH Transition
2. Output level before the indicated steady-state input conditions were established.

**SSOP/  
TSSOP/TVSOP  
TOP VIEW**

**PIN DESCRIPTION**

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. <sup>(1)</sup>
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. <sup>(1)</sup>
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. <sup>(1)</sup>
CLK	I	Clock Input
CLKENA1	I	Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
CLKENA2	I	Clock Enable Input for the A-2B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
LE1B	I	Latch-Enable Input for the 1B-A Latch
LE2B	I	Latch-Enable Input for the 2B-A Latch
SEL	I	1B or 2B Port Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port (Active LOW).
OEA	I	Output Enable for A Port (Active LOW)
OEB	I	Output Enable for B Port (Active LOW)

**NOTE:**

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

**ABSOLUTE MAXIMUM RATING (1)**

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to + 4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC + 0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
IIK	Continuous Clamp Current, VI < 0 or VI > VCC	± 50	mA
IOK	Continuous Clamp Current, VO < 0	-50	mA
ICC	Continuous Current through each Vcc or GND	±100	mA
ISS			

NEW16link

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
Ci/o	I/O Port Capacitance	VIN = 0V	7	9	pF

**NOTE:**

- As applicable to the device type.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	μA
I <sub>IL</sub>	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	μA
			Vo = GND	—	—	± 10	μA
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	μA

**NOTE:**

1. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 3.0V	Vi = 2.0V	-75	—	—	μA
			Vi = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	-45	—	—	μA
			Vi = 0.7V	45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	± 500	μA

**NOTES:**

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		Vcc = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V	I <sub>OH</sub> = - 24mA	2.4	—	
		Vcc = 3.0V		2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		Vcc = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
		Vcc = 2.7V	I <sub>OL</sub> = 12mA	—	0.7	
		Vcc = 3.0V	I <sub>OL</sub> = 24mA	—	0.55	

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. T<sub>A</sub> = - 40°C to + 85°C.

NEW16link

## OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Ax to xBx, outputs enabled	CL = 0pF, f = 10Mhz	92	105	pF
	Power Dissipation Capacitance Ax to xBx, outputs disabled		61	76	
	Power Dissipation Capacitance xBx to Ax, outputs enabled		39	43	
	Power Dissipation Capacitance xBx to Ax, outputs disabled		11	13	

**SWITCHING CHARACTERISTICS (1)**

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>		130	—	130	—	130	—	Mhz
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to xBx	1	6.2	—	5	1	4.3	ns
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay xBx to Ax	1	5.3	—	4.7	1.4	4	ns
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay LE to Ax	1	6	—	5.9	1.4	4.8	ns
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay SEL to Ax	1.1	6.4	—	6.2	1.3	5.2	ns
t <sub>TPZH</sub> t <sub>PZL</sub>	Output Enable Time OEB to Ax or OEA to xBx	1	6	—	6.1	1	5.1	ns
t <sub>TPHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEB to Ax or OEA to xBx	1.4	5.4	—	4.6	1.7	4.2	ns
ts <sub>U</sub>	Setup Time, Ax data before CLK↑	2.6		2.1		1.7		ns
ts <sub>U</sub>	Setup Time, Bx data before LE	1.7		1.5		1.3		ns
ts <sub>U</sub>	Setup Time, CLKEN before CLK↑	1.6		1.3		1		ns
t <sub>H</sub>	Hold Time, Ax data after CLK↑	0.6		0.6		0.7		ns
t <sub>H</sub>	Hold Time, Bx data after LE	0.9		0.9		1.1		ns
t <sub>H</sub>	Hold Time, CLKEN after CLK↑	1		0.9		0.9		ns
t <sub>W</sub>	Pulse Width, CLK HIGH or LOW	3.3		3.3		3.3		ns
t <sub>W</sub>	Pulse Width, LE <sub>B</sub> LOW	3.3		3.3		3.3		ns
tsk(o)	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms. TA = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

NEW16link

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.  
 RT = Termination resistance: should be equal to Zout of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ; t<sub>f</sub>  $\leq 2.5\text{ns}$ ; t<sub>r</sub>  $\leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ; t<sub>f</sub>  $\leq 2\text{ns}$ ; t<sub>r</sub>  $\leq 2\text{ns}$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

### OUTPUT SKEW - TSK (x)




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

ALVC Link

#### NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



ALVC Link

### ENABLE AND DISABLE TIMES




ALVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

### PULSE WIDTH



ALVC Link

## ORDERING INFORMATION


**CORPORATE HEADQUARTERS**

2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.