



3.3V CMOS 16-BIT TRANS-PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH162373

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to 3.6V, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH162373:

- Balanced Output Drivers: $\pm 12\text{mA}$
- Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This 16-bit transparent D-type latch is built using advanced dual metal CMOS technology. The ALVCH162373 is particularly suitable for imple-


menting buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.


A buffered output-enable (\overline{OE}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH162373 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels.

The ALVCH162373 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

Functional Block Diagram



PIN CONFIGURATION

SSOP/
TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs ⁽¹⁾
xLE	Latch Enable Inputs
xQx	3-State Outputs
xOE	3-State Output Enable Input (Active LOW)

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	- 0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
I _{OUT}	DC Output Current	- 50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _i < 0 or V _i > V _{cc}	± 50	mA
I _{OK}	Continuous Clamp Current, V _o < 0	- 50	mA
I _{CC}	Continuous Current through each V _{cc} or GND	± 100	mA
I _{SS}			

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{cc} terminals.
- All terminals except V_{cc}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NEW16link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (each 8-bit section)⁽¹⁾

Inputs		Outputs	
xOE	xLE	xDx	xQx
L	H	H	H
L	H	L	L
H	X	X	Z
L	L	X	Q ₀

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
Q₀ = Level of Q before the indicated steady-state input conditions were established

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	V _I = V _{CC}	—	—	± 5	μA
I _{IL}	Input LOW Current	VCC = 3.6V	V _I = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V _O = V _{CC}	—	—	± 10	μA
I _{OZL}			V _O = GND	—	—	± 10	μA
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = 3.6V V _{IN} = GND or V _{CC}		—	0.1	40	μA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at V _{CC} - 0.6V, other inputs at V _{CC} or GND		—	—	750	μA

NOTE:

1. Typical values are at V_{CC} = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	V _{CC} = 3.0V	V _I = 2.0V	- 75	—	—	μA
			V _I = 0.8V	75	—	—	
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	V _{CC} = 2.3V	V _I = 1.7V	- 45	—	—	μA
			V _I = 0.7V	45	—	—	
I _{BHHO} I _{BHLO}	Bus-Hold Input Overdrive Current	V _{CC} = 3.6V	V _I = 0 to 3.6V	—	—	± 500	μA

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = - 4mA	1.9	—	
			I _{OH} = - 6mA	1.7	—	
		VCC = 2.7V	I _{OH} = - 4mA	2.2	—	
			I _{OH} = - 8mA	2	—	
		VCC = 3.0V	I _{OH} = - 6mA	2.4	—	
			I _{OH} = - 12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 6mA	—	0.55	
		VCC = 2.7V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 8mA	—	0.6	
		VCC = 3.0V	I _{OL} = 6mA	—	0.55	
			I _{OL} = 12mA	—	0.8	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{cc} range. T_A = -40°C to +85°C.

NEW16link

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz	19	22	pF
	Power Dissipation Capacitance Outputs disabled		4	5	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PLH}	Propagation Delay x _D to x _Q	1.5	5.3	1.5	4.5	1.5	4	ns
t _{PHL}	Propagation Delay x _L to x _Q	2	5.6	2	5	2	4	ns
t _{PZH}	Output Enable Time x _{OE} to x _Q	1.5	6.5	1.5	6	1.5	5	ns
t _{PHZ}	Output Disable Time x _{OE} to x _Q	1.5	5.6	1.5	5.5	1.5	4.5	ns
t _{SU}	Setup Time, data before LE↓	2	—	2	—	2	—	ns
t _H	Hold Time, data after LE↓	1.5	—	1.5	—	1.5	—	ns
t _W	Pulse Duration, LE HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t _{SK(o)}	Output Skew ⁽²⁾	—	—	—	—	—	500	ps


NOTES:

- See test circuits and waveforms. T_A = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS:**TEST CONDITIONS**

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS**DEFINITIONS:**

- CL = Load capacitance: includes jig and probe capacitance.
 RT = Termination resistance: should be equal to Zout of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; t_f $\leq 2.5\text{ns}$; t_r $\leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; t_f $\leq 2\text{ns}$; t_r $\leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other tests	Open

NEW16link



OUTPUT SKEW - TSK (x)

$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$



ALVC Link

NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY**ENABLE AND DISABLE TIMES****NOTE:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES**PULSE WIDTH**

ORDERING INFORMATION



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.