

PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™

FEATURES:

- · 4 pairs of programmable skew outputs
- Low skew: 200ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- Synchronous output enable
- Output frequency: 6.25MHz to 100MHz
- 2x, 4x, 1/2, and 1/4 outputs
- 5V with CMOS outputs
- 3 skew grades: QS5992 -2: tskewo<250ps QS5992 -5: tskewo<500ps QS5992 -7: tskewo<750ps
- 3-level inputs for skew and PLL range control
- PLL bypass for DC testing
- External feedback, internal loop filter
- 46mA lot high drive outputs
- Low Jitter: < 200ps peak-to-peak
- Outputs drive 50Ω terminated lines
- Pin-compatible with Cypress CY7B992
- Available in PLCC Package


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The QS5992 is a high fanout PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The QS5992 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.

The QS5992 maintains Cypress CY7B992 compatibility while providing two additional features: Synchronous Output Enable (GND/sOE), and Positive/Negative Edge Synchronization (VDDO/PE). When the GND/ sOE pin is held low, all the outputs are synchronously enabled (CY7B992 compatibility). However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.

Furthermore, when the VDDO/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input (CY7B992 compatibility). When VDDO/PE is held low, all the outputs are synchronized with the negative edge of REF.




COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES

MARCH 2000

PIN CONFIGURATION

PIN DESCRIPTION



TOP VIEW

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Max.	Unit
	Supply Voltage to Ground	–0.5 to +7	V
VI	DC Input Voltage	–0.5 to +7	V
	Maximum Power Dissipation (TA = 85° C)	0.8	W
Tstg	Storage Temperature Range	-65°C to +150°C	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = 25° C, f = 1MHz, V_{IN} = 0V)

Parameter	Description	Тур.	Max.	Unit
Cin	Input Capacitance	5	7	pF

NOTE:

1. Capacitance applies to all inputs except TEST, FS, and nF1:0.

Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST ⁽¹⁾	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew selections (see Control Summary Table) remain in effect. Set LOW for normal operation.
GND/ SOE (1)	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q ₀ and 3Q ₁) in a LOW state - 3Q ₀ and 3Q ₁ may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and GND/sOE is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set GND/sOE LOW for normal operation.
VDDQ/PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock.
nF[1:0]	IN	3-level inputs for selecting 1 of 9 skew taps or frequency functions
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. (See PLL Programmable Skew Range.)
nQ[1:0]	OUT	Four banks of two outputs with programmable skew
VDDN	PWR	Power supply for output buffers
VDDQ	PWR	Power supply for phase locked loop and other internal circuitry
GND	PWR	Ground

NOTE:

1. When TEST = MID and GND/SOE = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.

PROGRAMMABLE SKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit tu which is of the order of a nanosecond (see PLL Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen by the nF1:0 control pins. In order

to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.

EXTERNAL FEEDBACK

By providing external feedback, the QS5992 gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly. An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

	FS = LOW	FS = MID	FS = HIGH	Comments
Timing Unit Calculation (tu)	1/(44 х Fnom)	1/(26 х FNOM)	1/(16 х FNOM)	
VCO Frequency Range (FNOM) (1,2)	25 to 35MHz	35 to 60MHz	60 to 100 MHz ⁽⁴⁾	
Skew Adjustment Range (3)				
Max Adjustment:	±9.09ns	±9.23ns	±9.38ns	ns
	±49°	±83°	±135°	Phase Degrees
	±14%	±23%	±37%	% of Cycle Time
Example 1, FNOM = 25MHz	tu = 0.91ns	_	—	
Example 2, FNOM = 30MHz	tu = 0.76ns	—	-	
Example 3, FNOM = 40MHz	-	tu = 0.96ns	-	
Example 4, FNOM = 50MHz	_	tu = 0.77ns	—	
Example 5, FNOM = 80MHz	_	_	tu = 0.78ns	

NOTES:

- 1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the appropriate FS value based on input frequency range allows the PLL to operate in its 'sweet spot' where jitter is lowest.
- 2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency when the part is configured for a frequency multiplication by using a divided output as the FB input.
- 3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4tu skewed output is used for feedback, all other outputs will be skewed –4tu in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6tu skew adjustment is possible and at the lowest FNOM value.
- 4. The maximum REF Clock Input Frequency is 85MHz. Use Q/2 or Q/4 as feedback and use the Control Summary Table explicitly for output frequency to 100MHz.

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4)
LL ⁽¹⁾	-4tu	Divide by 2	Divide by 2
LM	-3tu	–6tu	-6tu
LH	-2tu	-4tu	-4tu
ML	–1tu	–2tu	-2tu
MM	Zero Skew	Zero Skew	Zero Skew
MH	1tu	2tu	2tu
HL	2tu	4tu	4tu
HM	3tu	6tu	6tu
HH	4tu	Divide by 4	Inverted ⁽²⁾

NOTES:

1. LL disables outputs if TEST = MID and GND/\overline{SOE} = HIGH.

When pair #4 is set to HH (inverted), GND/sOE disables pair #4 HIGH when VDDQ/PE= HIGH, GND/sOE disables pair #4 LOW when VDDQ/PE= LOW.

RECOMMENDED OPERATING RANGE

			992-5, -7 ustrial)		992-2 nercial)	
Symbol	Description	Min. Max.		Min.	Max.	Unit
Vdd	Power Supply Voltage	4.5	5.5	4.75	5.25	V
TA	Ambient Operating Temperature	-40	+85	0	+70	°C

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditi	ons	Min.	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH (RE	F, FB Inputs Only)	VDD-1.35	_	V
VIL	Input LOW Voltage	Guaranteed Logic LOW (RE	—	1.35	V	
Vihh	Input HIGH Voltage (1)	3-Level Inputs Only		Vdd-1	_	V
VIMM	Input MID Voltage (1)	3-Level Inputs Only		Vdd/2-0.5	V _{DD} /2+0.5	V
VILL	Input LOW Voltage (1)	3-Level Inputs Only	_	1	V	
lin	Input Leakage Current (REF, FB Inputs Only)	VIN = VDD or GND VDD = Max.	-	±5	μA	
		VIN = VDD HIGH Level		_	±200	
13	3-Level Input DC Current (TEST, FS, nF1:0)	VIN = VDD HIGH Level		_	±50	μA
		VIN = GND LOW Level		_	±200	
Ipu	Input Pull-Up Current (VDDQ/PE)	V _{DD} = Max., V _{IN} = GND		_	±100	μA
IPD	Input Pull-Down Current (GND/sOE)	VDD = Max., VIN = VDD		_	±100	μA
Vон	Output HIGH Voltage	Vdd = Min., Ioн =16mA		_	—	V
		VDD = Min., IOH = -40mA	VDD-0.75	—	V	
Vol	Output LOW Voltage	VDD = Min., IOL = 46mA	—	0.45	V	
los	Output Short Circuit Current ⁽²⁾	VDD = Max., Vo = GND		_	N/A	mA

NOTES:

1. These inputs are normally wired to VDD, GND, or unconnected. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

2. This output is not to be shorted.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions	Тур.	Max.	Unit
IDDQ	Quiescent Power Supply Current	VDD = Max., TEST = MID, REF = LOW, GND/sOE = LOW, All outputs unloaded	10	40	mA
ΔIDD	Power Supply Current per Input HIGH	$V_{DD} = Max., V_{IN} = 3.4V$	0.4	1.5	mA
Iddd	Dynamic Power Supply Current per Output	VDD = Max., CL = 0pF	100	160	μA/MHz
Ітот	Total Power Supply Current	VDD = 5V, FREF = 20MHz, CL = 240pF ⁽¹⁾	43	_	mA
		Vdd = 5V, Fref = $33MHz$, CL = $240pF^{(1)}$	63	_	mA
		$V_{DD} = 5V$, Fref = 66MHz, CL = 240pF ⁽¹⁾	117	—	mA

NOTE:

1. For eight outputs, each loaded with 30pF.

INPUT TIMING REQUIREMENTS

Symbol	Description ⁽¹⁾	Min.	Max.	Unit
tR, tF	Maximum input rise and fall times, 0.8V to 2V		10	ns/V
tpwc	Input clock pulse, HIGH or LOW	3	_	ns
Dн	Input duty cycle	10	90	%
Ref	Reference Clock Input	10	85	MHz

NOTE:

1. Where pulse width implied by DH is less than tPWC limit, tPWC limit applies.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			(QS5992-2 QS5992-5			QS5992-7					
Symbol	Parameter		Min.	Тур.	Max.	Min.	Тур.	Мах.	Min.	Тур.	Max.	Unit
FNOM	VCO Frequency Range				See PLL	Programm	nable Ske	w Range	and Reso	lution Tab	le	
trpwh	REF Pulse Width HIGH (1)		3	-	_	3	—	-	3	_	-	ns
trpwl	REF Pulse Width LOW (1)		3	_	_	3	—	_	3	_	_	ns
tu	Programmable Skew Time Unit			•		See Skew	Selection	Table for	· Output P	airs		
t skewpr	Zero Output Matched-Pair Skew	w (xQ0, xQ1) ^(1,2,3)	_	0.05	0.2	_	0.1	0.25	_	0.1	0.25	ns
t SKEW0	Zero Output Skew (All Outputs)	$CL = 0pF^{(1,4)}$	_	0.1	0.25	—	0.25	0.5	_	0.3	0.75	ns
tskew1	Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) ^(1,3)		_	0.25	0.5	-	0.6	0.7	_	0.6	1	ns
tskew2	Output Skew (Rise-Fall, Nominal-Inverted, D	ivided-Divided) ^(1,5)	_	0.5	01.2	-	0.6	1.5	-	0.5	1.5	ns
tskew3	Output Skew (Rise-Rise, Fall-Fall, Different 0	·	_	0.25	0.5	-	0.5	0.7	-	0.7	1.2	ns
tskew4	Output Skew (Rise-Fall, Nominal-Divided, Di	vided-Inverted) (1,2)	_	0.5	0.9	-	0.6	1.7	_	1.2	1.7	ns
tdev	Device-to-Device Skew (1,2,6)	·	_	_	0.75	_	_	1.25	_	_	1.65	ns
tpd	REF Input to FB Propagation D	elay (1,8)	-0.25	0	0.25	-0.5	0	0.5	-0.7	0	0.7	ns
todcv	Output Duty Cycle Variation fro	m 50% ⁽¹⁾	-1.2	0	1.2	-1.2	0	1.2	-1.5	0	1.5	ns
tрwн	Output HIGH Time Deviation fro	om 50% ^(1,9)	_	—	3	_	_	4	_	_	5.5	ns
tpwl	Output LOW Time Deviation fro	om 50% ^(1,10)	_	_	3	_	_	4	_	_	5.5	ns
torise	Output Rise Time ⁽¹⁾		0.5	2	2.5	0.5	2	3.5	0.5	3	5	ns
tofall	Output Fall Time ⁽¹⁾		0.5	2	2.5	0.5	2	3.5	0.5	3	5	ns
tlock	PLL Lock Time ⁽⁷⁾		_	_	0.5	_	_	0.5	_	_	0.5	ms
tjr	Cycle-to-Cycle Output Jitter	RMS	_	_	25	_	_	25	_	_	25	ps
		Peak-to-Peak	_	-	200	_	_	200	_	_	200	

NOTES:


- 1. All timing tolerances apply for $F_{NOM} \ge 25 MHz$.
- 2. Skew is the time between the earliest and the latest output transition among all outputs for which the same tu delay has been selected when all are loaded with the specified load.
- 3. tskewpr is the skew between a pair of outputs (xQ_0 and xQ_1) when all eight outputs are selected for 0tu.
- 4. $t_{\mbox{\scriptsize SKEW0}}$ is the skew between outputs when they are selected for $0t_{\mbox{\scriptsize U}}.$
- There are 3 classes of outputs: Nominal (multiple of tu delay), Inverted (4Q₀ and 4Q₁ only with 4F₀ = 4F₁ = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
- 6. tDEV is the output-to-output skew between any two devices operating under the same conditions (VDD, ambient temperature, air flow, etc.)
- tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VDD is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
- 8. tPD is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.
- 9. Measured at 0.8VDD.
- 10. Measured at 0.2VDD.
- 11. Refer to Input Timing Requirements table for more detail.

AC TEST LOADS AND WAVEFORMS




CL = 50pF (CL = 30pF for -2 and -5 devices)

TESTLOAD








CMOS INPUT TEST WAVEFORM

AC TIMING DIAGRAM



NOTES:

- VDDQ/PE: The AC Timing Diagram applies to VDDQ/PE=VDD. For VDDQ/PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.
- Skew: The time between the earliest and the latest output transition among all outputs for which the same tu delay has been selected when all are loaded with 50pF (30pF for -2 and -5) and terminated with 50Ω to VDD/2.
- tskewpr: The skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tu.

tskewo: The skew between outputs when they are selected for Otu

tDEV: The output-to-output skew between any two devices operating under the same conditions (VDD, ambient temperature, air flow, etc.)

tODCV: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tskew2 and tskew4 specifications.


tPWH is measured at 0.8VDD.

tPWL is measured at 0.2VDD.

torise and toFALL are measured between 0.2 VDD and 0.8VDD.

tLOCK: The time that is required before synchronization is achieved. This specification is valid only after VDD is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.

ORDERING INFORMATION



Commercial (0°C to +70°C) Industrial (-40°C to +85°C)

Rectangular Plastic Leaded Chip Carrier (J32-1)

Programmable Skew PLL Clock Driver TurboClock



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc. Turboclock is a registered trademark of Integrated Device Technology, Inc.