



## FAST CMOS BUFFER/CLOCK DRIVER

**IDT74FCT810BT/CT**


### FEATURES:

- 0.5 MICRON CMOS technology
- Guaranteed low skew < 600ps (max.)
- Very low duty cycle distortion < 700ps (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- TTL level output voltage swings
- High drive: -32mA I<sub>OH</sub>, 48mA I<sub>OL</sub>
- Two independent output banks with 3-state control
  - One 1:5 Inverting bank
  - One 1:5 Non-Inverting bank
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in DIP, SOIC, SSOP, QSOP packages


### DESCRIPTION:

The 74FCT810BT/CT is a dual bank inverting/ non-inverting clock driver built using advanced dual metal CMOS technology. It consists of two banks of drivers, one inverting and one non-inverting. Each bank drives five output buffers from a standard TTL-compatible input. The FCT810BT/CT have low output skew, pulse skew and package skew. Inputs are designed with hysteresis circuitry for improved noise immunity. The outputs are designed with TTL output levels and controlled edge rates to reduce signal noise. The part has multiple grounds, minimizing the effects of ground inductance.

### Functional Block Diagram



### PIN CONFIGURATION



DIP/ SOIC/ SSOP/ QSOP  
TOP VIEW

**COMMERCIAL TEMPERATURE RANGES**

**JUNE 1999**

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.

## CAPACITANCE ( $T_A = +25^{\circ}\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	4.5	6.0	pF
COUT	Output Capacitance	$V_{OUT} = 0\text{V}$	5.5	8.0	pF

**NOTE:**

- This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins)	$V_{CC} = \text{Max.}$	$V_I = 2.7\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{IL}$	Input LOW Current (Input pins)	$V_{CC} = \text{Max.}$	$V_I = 0.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZH}$	High Impedance Output Current (3-State Output pins)	$V_{CC} = \text{Max.}$	$V_O = 2.7\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$			$V_O = 0.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_I$	Input HIGH Current	$V_{CC} = \text{Max.}, V_I = V_{CC} (\text{Max.})$		—	—	$\pm 1$	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}, V_O = \text{GND}$		-60	-120	-225	$\text{mA}$
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$	$I_{OH} = -15\text{mA}$	2.4	3.3	—	V
		$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -32\text{mA}^{(4)}$	2.0	3.0	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$	$I_{OL} = 48\text{mA}$	—	0.3	0.55	V
$V_{IN}$	Input/Output Power Off Leakage	$V_{CC} = 0\text{V}, V_{IN} \text{ or } V_O \leq 4.5\text{V}$	—	—	—	$\pm 1$	$\mu\text{A}$
$V_H$				—	150	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND or } V_{CC}$	—	5.0	500	—	$\mu\text{A}$

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	60	100	$\mu\text{A}/\text{MHz}/\text{bit}$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_O = 25\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \text{GND}, \overline{OE}_B = V_{CC}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	7.5	13	mA
		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	7.8	14.0		
		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	30.0	50.5 <sup>(5)</sup>		
		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	30.5	52.5 <sup>(5)</sup>		

### NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient.

3. Per TTL driven input; ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_t + I_{CCD} (f_O N_o)$$

$I_{CC}$  = Quiescent Current ( $I_{CL}$ ,  $I_{CH}$  and  $I_{CZ}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_t$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_O$  = Output Frequency

$N_o$  = Number of Outputs at  $f_O$

All currents are in millamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(3,4)</sup>


Symbol	Parameter	Condition <sup>(1)</sup>	FCT810BT		FCT810CT		Unit
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
t <sub>PLH</sub>	Propagation Delay INA to OAn, INB to OBn	CL = 50pF RL = 500Ω	1.5	4.5	1.5	4.3	ns
t <sub>PHL</sub>			—	1.5	—	1.5	ns
t <sub>R</sub>	Output Rise Time		—	1.5	—	1.5	ns
t <sub>F</sub>	Output Fall Time		—	1.5	—	1.5	ns
t <sub>sk1(o)</sub>	Output skew (same bank): skew between outputs of same bank and same package (same transition)		—	0.5	—	0.3	ns
t <sub>sk2(o)</sub>	Output skew (all banks): skew between outputs of all banks of same package (inputs tied together)		—	0.7	—	0.6	ns
t <sub>sk(p)</sub>	Pulse skew: skew between opposite transitions of same output  (t <sub>PHL</sub> -t <sub>PLH</sub> )		—	0.7	—	0.7	ns
t <sub>sk(t)</sub>	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1.2	—	1.0	ns
t <sub>PZL</sub>	Output Enable Time OE <sub>A</sub> to OAn, OE <sub>B</sub> to OBn		1.5	6.0	1.5	5.0	ns
t <sub>PZH</sub>			1.5	6.0	1.5	5.0	ns
t <sub>PZL</sub>	Output Disable Time OE <sub>A</sub> to OAn, OE <sub>B</sub> to OBn						

### NOTES:


1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t<sub>PLH</sub>, t<sub>PHL</sub>, t<sub>sk(t)</sub> are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

## TEST CIRCUITS AND WAVEFORMS


### TEST CIRCUIT FOR ALL OUTPUTS




### PACKAGE DELAY



### OUTPUT SKEW (ALL BANKS) - tSK2(o)



### PACKAGE SKEW - tsk(t)



Package 1 and Package 2 are same device type and speed grade

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses:  $f \leq 1.0\text{MHz}$ ;  $t_F \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$


### ENABLE AND DISABLE TIME SWITCH POSITION

Test	Switch
Disable LOW	Closed
Enable LOW	Open
Disable HIGH	Closed
Enable HIGH	Open

#### DEFINITIONS:


$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

### OUTPUT SKEW (SAME BANK) - tSK1(o)




$$t_{SK1(o)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

### PULSE SKEW - tSK(p)




$$t_{SK(p)} = |t_{PHL} - t_{PLH}|$$

### ENABLE AND DISABLE TIMES



## ORDERING INFORMATION



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.