



FAST CMOS 1-TO-10 CLOCK DRIVER

IDT74FCT807BT/CT


FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 250ps (max.)
- Very low duty cycle distortion < 350ps (max.)
- High speed: propagation delay < 2.5ns (max.)
- 100MHz operation
- TTL compatible inputs and outputs
- TTL level output voltage swings
- 1:10 fanout
- Output rise and fall time < 1.5ns (max.)
- Low input capacitance: 4.5pF typical
- High Drive: -32mA IOH, 48mA IOL
- ESD > 2000V per MIL STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in SOIC, SSOP, and QSOP packages


DESCRIPTION:

The FCT807T clock driver is built using advanced dual metal CMOS technology. This low skew clock driver features 1:10 fanout, providing minimal loading on the preceding drivers. The FCT807T offers low capacitance inputs with hysteresis for improved noise margins. TTL level outputs and multiple power and grounds reduce noise. The device also features -32/48mA drive capability for driving low impedance traces.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SOIC/ SSOP/ QSOP
TOP VIEW

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DECEMBER 2000

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{TERM}	Terminal Voltage with Respect to GND	−0.5 to +7	V
T _{STG}	Storage Temperature	−65 to +150	°C
I _{OUT}	DC Output Current	−60 to +120	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
IN	Input
Ox	Outputs

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: T_A = 0°C to +70°C, Industrial: T_A = −40°C to +85°C, V_{CC} = 5.0V ± 5%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current (Input pins)	V _{CC} = Max.	V _I = 2.7V	—	—	±1	μA
I _{IL}	Input LOW Current (Input pins)	V _{CC} = Max.	V _I = 0.5V	—	—	±1	μA
I _{OZH}	High Impedance Output Current (3-State Output pins)	V _{CC} = Max.	V _O = 2.7V	—	—	±1	μA
I _{OZL}			V _O = 0.5V	—	—	±1	μA
I _I	Input HIGH Current	V _{CC} = Max., V _I = V _{CC} (Max.)		—	—	±1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = −18mA		—	−0.7	−1.2	V
I _{OS}	Short Circuit Current ⁽⁴⁾	V _{CC} = Max. ⁽³⁾ , V _O = GND		−60	−120	−225	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = −15mA	2.4	3.3	—	V
			I _{OH} = −32mA	2	3	—	
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48mA	—	0.3	0.55	V
I _{OFF}	Input/Output Power Off Leakage	V _{CC} = 0V, V _{IN} or V _O ≤ 4.5V		—	—	±1	μA
V _H	Input Hysteresis for all inputs	—		—	150	—	mV
I _{CC1} I _{CC2} I _{CC3}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}		—	5	500	μA

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$		—	0.5	2	mA
I_{CCD}	Dynamic Power Supply Current ⁽³⁾	$V_{CC} = \text{Max.}$ Input toggling 50% Duty Cycle Outputs Open	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.4	0.6	mA/ MHz
I_C	Total Power Supply Current ⁽⁵⁾	$V_{CC} = \text{Max.}$ Input toggling 50% Duty Cycle Outputs Open $f_i = 50\text{MHz}$	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	20	30.5 ⁽⁴⁾	mA
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	20.3	31.3 ⁽⁴⁾	

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input; ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (} V_{IN} = 3.4V)$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_i = \text{Input Frequency}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE:

COMMERCIAL (3,4)

Symbol	Parameter	Conditions ⁽¹⁾	FCT807BT		FCT807CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay	50Ω to V _{CC} /2, C _L = 10pF	1.3	2.7	1.3	2.5	ns
t _R	Output Rise Time	(See figure 1)	—	1.5	—	1.5	ns
t _F	Output Fall Time	or 50Ω ac	—	1.5	—	1.5	ns
tsk(o)	Output skew: skew between outputs of same package (same transition)	termination, C _L = 10pF	—	0.5	—	0.25	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})	(See figure 2) f ≤ 100MHz	—	0.5	—	0.35	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade	Outputs connected in groups of two	—	0.9	—	0.65	ns

Symbol	Parameter	Conditions ⁽¹⁾	FCT807BT		FCT807CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay	C _L = 30pF f ≤ 67MHz	1.5	3.8	1.5	3.5	ns
t _R	Output Rise Time	(See figure 3)	—	1.5	—	1.5	ns
t _F	Output Fall Time		—	1.5	—	1.5	ns
tsk(o)	Output skew: skew between outputs of same package (same transition)		—	0.5	—	0.25	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		—	0.5	—	0.35	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	0.9	—	0.75	ns

Symbol	Parameter	Conditions ⁽¹⁾	FCT807BT		FCT807CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay	C _L = 50pF f ≤ 40MHz	1.5	3.8	1.5	3.5	ns
t _R	Output Rise Time	(See figure 4)	—	1.5	—	1.5	ns
t _F	Output Fall Time		—	1.5	—	1.5	ns
tsk(o)	Output skew: skew between outputs of same package (same transition)		—	0.5	—	0.35	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		—	0.6	—	0.45	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1	—	0.75	ns

NOTES:

- See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- t_{PLH}, t_{PHL}, tsk(t) are production tested. All other parameters guaranteed but not production tested.
- Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE: INDUSTRIAL (3,4)

Symbol	Parameter	Conditions ⁽¹⁾	FCT807BT		FCT807CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay	50Ω to V _{CC} /2, C _L = 10pF (See figure 1) or 50Ω ac termination, C _L = 10pF (See figure 2) f ≤ 100MHz Outputs connected in groups of two	1.3	2.9	1.3	2.7	ns
t _R	Output Rise Time		—	1.5	—	1.5	ns
t _F	Output Fall Time		—	1.5	—	1.5	ns
tsk(o)	Output skew: skew between outputs of same package (same transition)		—	0.6	—	0.35	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		—	0.6	—	0.45	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	0.9	—	0.65	ns

Symbol	Parameter	Conditions ⁽¹⁾	FCT807BT		FCT807CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay	C _L = 30pF f ≤ 67MHz (See figure 3)	1.5	4	1.5	3.7	ns
t _R	Output Rise Time		—	1.5	—	1.5	ns
t _F	Output Fall Time		—	1.5	—	1.5	ns
tsk(o)	Output skew: skew between outputs of same package (same transition)		—	0.6	—	0.35	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		—	0.6	—	0.45	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	0.9	—	0.75	ns

Symbol	Parameter	Conditions ⁽¹⁾	FCT807BT		FCT807CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay	C _L = 50pF f ≤ 40MHz (See figure 4)	1.5	4	1.5	3.7	ns
t _R	Output Rise Time		—	1.5	—	1.5	ns
t _F	Output Fall Time		—	1.5	—	1.5	ns
tsk(o)	Output skew: skew between outputs of same package (same transition)		—	0.6	—	0.45	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH})		—	0.7	—	0.55	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1	—	0.75	ns

NOTES:

- See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- t_{PLH}, t_{PHL}, tsk(t) are production tested. All other parameters guaranteed but not production tested.
- Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS

50Ω TO V_{CC}/2, C_L = 10pF




Figure 1

50Ω AC TERMINATION, C_L = 10pF




Figure 2

The capacitor value for ac termination is determined by the operating frequency. For very low frequencies a higher capacitor value should be selected.

C_L = 30pF CIRCUIT




Figure 3

C_L = 50pF CIRCUIT




Figure 4

ENABLE AND DISABLE TIME CIRCUIT




Figure 5

ENABLE AND DISABLE TIME SWITCH POSITION

Test	Switch
Disable LOW Enable LOW	6V
Disable HIGH Enable HIGH	GND


DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

TEST WAVEFORMS

PACKAGE DELAY




OUTPUT SKEW - $t_{SK(o)}$




$$t_{SK(o)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

PULSE SKEW - $t_{SK(p)}$



$$t_{SK(p)} = |t_{PHL} - t_{PLH}|$$


PACKAGE SKEW - $t_{SK(t)}$



$$t_{SK(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Package 1 and Package 2 are same device type and speed grade

ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: $f \leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$

ORDERING INFORMATION

IDT74FCT	XXXX	X	X		
	Device Type	Package	Temp. Range		
				Blank	Commercial (0°C to +70°C)
				I	Industrial (-40°C to +85°C)
				SO	Small Outline IC (SO20-2)
				PY	Shrink Small Outline IC (SO20-7)
				Q	Quarter-size Small Outline IC (SO28-8)
				807BT	1-to-10 Clock Driver
				807CT	



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.