

## HIGH-SPEED 3.3V 16K x 16 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

### IDT70V9269S/L


### **Features:**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 9/12/15ns (max.)
- Low-power operation
  - IDT70V9269S Active: 429mW (typ.) Standby: 3.3mW (typ.)
  - IDT70V9269L Active: 429mW (typ.) Standby: 1.32mW (typ.)
- Flow-through or Pipelined output mode on either port via the FT/PIPE pin
- Counter enable and reset features
- Dual chip enables allow for depth expansion without

#### additional logic

- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all Control, data, and address inputs
  - Data input, address, and control registers
  - Fast 9ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 15ns cycle time, 66MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 128-pin Thin Quad Flatpack (TQFP) package

### **Functional Block Diagram**



**JANUARY 2001** 


©2000 Integrated Device Technology, Inc.

DSC 3752/6

### **Description:**

The IDT70V9269 is a high-speed 16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address in-puts provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9269 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}_0$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 429mW of power.



- 1. All Vcc pins must be connected to power supply
- All GND pins must be connected to ground supply.
- Package body is approximately 14mm x 20mm x 1.4mm.
- This package code is used to reference the package diagram.
- This text does not indicate orientation of the actual part-marking.

### **Pin Names**

Left Port	Right Port	Names		
Œ0L, CE1L	CEOR, CE1R	Chip Enables		
R/WL	R/W̄R	Read/Write Enable		
ŌĒL	<del>OE</del> R	Output Enable		
A0L - A13L	A0R - A13R	Address		
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output		
CLKL	CLKR	Clock		
ŪB∟	ŪB̄R	Upper Byte Select		
<del>LB</del> L	<del>LB</del> R	Lower Byte Select		
ĀDSL	<del>AD</del> SR	Address Strobe Enable		
CNTENL	<u>CNTEN</u> R	Counter Enable		
CNTRSTL	<u>CNTRST</u> R	Counter Reset		
FT/PIPEL FT/PIPER		Flow-Through / Pipeline		
V	cc	Power		
G	ND	Ground		

3752 tbl 01

## Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	Œ₀	CE <sub>1</sub>	ŪB	ĪΒ	R/W	Upper Byte I/O <sub>8-15</sub>	Lower Byte I/O <sub>0-7</sub>	MODE
Х	1	Н	Χ	Χ	Х	Χ	High-Z	High-Z	Deselected-Power Down
Х	1	Х	L	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	1	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	1	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	1	L	Н	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	1	L	Н	L	L	Χ	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.

2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .

3.  $\overline{\text{OE}}$  is an asynchronous input signal.

3752 tbl 02

## Truth Table II—Address Counter Control<sup>(1,2)</sup>

Address	Previous Address	Addr Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
Х	Х	0	1	Х	Х	L	Dvo(0)	Counter Reset to Address 0
An	Х	An	1	L <sup>(4)</sup>	Χ	Н	Dvo(n)	External Address Loaded into Counter
An	Ap	Ар	1	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(p+1)	Counter Enabled—Internal Address generation

#### NOTES:

3752 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4.  $\overline{ADS}$  is independent of all other signals including  $\overline{CE}_0$ ,  $\overline{CE}_1$ ,  $\overline{UB}$  and  $\overline{\overline{LB}}$ .
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.

# Recommended Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTE:

3752 tbl 04

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- 2. This is the parameter Ta. This is the "instant on" case temperature.

# Recommend DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	Vcc+0.3V <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	٧

#### NOTES:

3752 tbl 05

- 1.  $VIL \ge -1.5V$  for pulse width less than 10 ns.
- 2. VTERM must not exceed Vcc + 0.3V.

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
ЮИТ	DC Output Current	50	mA

3752 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated
  in the operational sections of this specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 0.3V.

## Capacitance<sup>(1)</sup> (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

3752 tbl 07

- These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/o.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

			70V9269S		70V9		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(1)</sup>	VCC = 3.6V, $VIN = 0V$ to $VCC$	-	10	-	5	μA
ILO	Output Leakage Current	$\overline{CE}$ = ViH or CE1 = ViL, VouT = 0V to Vcc	_	10	_	5	μΑ
Vol	Output Low Voltage	IoL = +4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

NOTE

3752 tbl 08

# DC Electrical Characteristics Over the Operating Temperture and Supply Voltage Range $^{(3,6,7)}$ (Vcc = 3.3V ± 0.3V)

- Ор	ocitare and ouppry voitage itali				90 (100 - 3134 2 0134)						
						269X9 I Only		269X12 I Only		69X15 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(4)</sup>	Мах.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
lcc	Dynamic Operating Current (Both	CEL and CER= V <sub>IL</sub> , Outputs Disabled, f = f <sub>MAX</sub> (1)	COM'L	S L	180 180	260 225	150 150	240 205	130 130	220 185	mA
	Ports Active)	I = IMAX**/	IND	S L					_		
ISB1	Standby $\overline{CE}_L = \overline{CE}_R = V_H$		COM'L	S L	50 50	75 65	40 40	65 50	30 30	55 35	mA
	Ports - TTL Level Inputs)	$f = f_{MAX}^{(1)}$	IND	S L		_			_		
ISB2	Standby Current (One Port - TTL	$\begin{array}{ll} \overline{CE}^*A^* = V_{IL} \text{ and } \\ \overline{CE}^*B^* = V_{IH}^{(S)} \\ \text{Active Port Outputs Disabled,} \\ f=f_{MAX}^{(1)} \end{array}$	COM'L	S L	110 110	170 150	100 100	160 140	90 90	150 130	mA
	Level Inputs)		IND	S L	_	_			_		
ISB3	Full Standby Current (Both	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \ge V_{CC} - 0.2V$ ,	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	1.0 0.4	5 3	mA
	Ports - CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(2)}$	IND	S L							
ISB4	Full Standby Current (One Port - CMOS	rent (One $\overline{CE}_{B''} > V_{CC} - 0.2V^{(5)}$	COM'L	S L	100 100	160 140	90 90	150 130	80 80	140 120	mA
	Level Inputs)	$V_{IN} \ge \overline{V}_{CC}$ - 0.2V or $V_{IN} \le 0.2V$ , Active Port, Outputs Disable d, f = fMAX <sup>(1)</sup>	IND	S L	_	_	_	_		_	

3752 tbl 09

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 3.3V, TA = 25°C for Typ, and are not production tested. lcc pc(f=0) = 90mA (Typ).
- 5.  $\overline{CE}x = VIL \text{ means } \overline{CE}ox = VIL \text{ and } CE1x = VIH$ 
  - $\overline{CE}x = VIH \text{ means } \overline{CE}0x = VIH \text{ or } CE1x = VIL$
  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and  $\text{CE}\text{1x} \geq \text{Vcc}$  0.2 V
  - $\overline{\text{CE}}$ x  $\geq$  Vcc 0.2V means  $\overline{\text{CE}}$ 0x  $\geq$  Vcc 0.2V or CE1x  $\leq$  0.2V
  - 'X' represents "L" for left port or "R" for right port.
- 6. 'X' in part number indicates power rating (S or L).
- 7. Industrial temperature: for specific speeds, packages and powers contact your sales office.

<sup>1.</sup> At  $Vcc \le 2.0V$  input leakages are undefined.

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

3752 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz).
\*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

# AC Electrical Characteristics Over the Operating Tempurature Range (Read and Write Cycle Timing) $^{(3,4,5)}$ (Vcc = 3.3V ± 0.3v, TA = 0°C to +70°C)

	and Write Cycle Timing)(5)-55	70V9	269X9 I Only	70V92	269X12 I Only	70V9269X15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcYC1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	25		30	_	35	_	ns
tCYC2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	15		20	_	25	_	ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	12		12	_	12	_	ns
tal1	Clock Low Time (Flow-Through) <sup>(2)</sup>	12	_	12	_	12	_	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	6		8	_	10	_	ns
tal2	Clock Low Time (Pipelined) <sup>(2)</sup>	6	_	8	_	10	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	ns
tF	Clock Fall Time	_	3	_	3	_	3	ns
tsa	Address Setup Time	4	_	4	_	4	_	ns
tha	Address Hold Time	1	_	1	_	1	_	ns
tsc	Chip Enable Setup Time	4		4	_	4	_	ns
tнс	Chip Enable Hold Time	1	_	1	_	1	_	ns
tsw	R/W Setup Time	4	_	4	_	4	_	ns
thw	R/W Hold Time	1	_	1	_	1	_	ns
tsd	Input Data Setup Time	4	_	4	_	4	_	ns
thd	Input Data Hold Time	1		1	_	1	_	ns
tsad	ADS Setup Time	4	_	4	_	4	_	ns
thad	ADS Hold Time	1		1	_	1	_	ns
tscn	CNTEN Setup Time	4		4	_	4	_	ns
†HCN	CNTEN Hold Time	1		1	_	1	_	ns
tsrst	CNTRST Setup Time	4	_	4	_	4	_	ns
thrst	CNTRST Hold Time	1	_	1	_	1	_	ns
toe	Output Enable to Data Valid	_	12	_	12	_	15	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2	_	2	_	ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		20	_	25	_	30	ns
tcD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	9	_	12	_	15	ns
toc	Data Output Hold After Clock High	2		2	_	2	_	ns
tckHz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2		2	_	2	_	ns
Port-to-Port I	Delay	•	•	•	•	•	•	-
tcwdd	Write Port Clock High to Read Data Delay	_	35		40	_	50	ns
tccs	Clock-to-Clock Setup Time		15	_	15	_	20	ns

NOTES:

70V9269 tbl 11

<sup>1.</sup> Transition is measured 0mV from Low or High-Impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


<sup>2.</sup> The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable  $(\overline{OE})$  and  $\overline{FT}/PIPEx$ .


<sup>4. &#</sup>x27;X' in part number indicates power rating (S or L).

<sup>5.</sup> Industrial temperature: for specific speeds, packages and powers contact your sales office.

# Timing Waveform of Read Cycle for Flow-through Output on Either Port $(\overline{FT}/PIPEx = V_{IL})^{(3)}$




# Timing Waveform of Read Cycle for Pipelined Operation on Either Port $(\overline{FT}/PIPEx = VIH)^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = VIH$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{ViH}$ ,  $\overline{\text{CE}}_1 = \text{ViH}$ ,  $\overline{\text{UB}} = \text{ViH}$ , or  $\overline{\text{LB}} = \text{ViH}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAoυτ for Qn + 2 would be disabled (High-Impedance state).

## Timing Waveform of a Multi-device Pipelined Read (1,2)




## Timing Waveform of Left Port Write to Flow-through Right Port Read<sup>(4,5)</sup>




- 1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V9269 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-Impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 5.  $\overline{OE}$  = V<sub>IL</sub> for the Right Port, which is being read from.  $\overline{OE}$  = V<sub>IH</sub> for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.

  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.

## Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(3)</sup>




## Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Flow-through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




# Timing Waveform of Flow-through Read-to-Write-to-Read ( $\overline{\text{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or HIgh-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address, i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



#### NOTES:

3752 drw 17

- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W}$  = VIL; CE1 and  $\overline{CNTRST}$  = VIH.
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = VIL$  and equals the counter output when  $\overline{ADS} = VIH$ .
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDR0 will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An + 1'. The transition show indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

### **Functional Description**

The IDT70V9269 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{\text{CE}}$ oor a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple Chip Enables allow easier banking of multiple IDT70V9269's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}$ o LOW and CE1 HIGH to re-activate the outputs.


### **Depth and Width Expansion**

The IDT70V9269 features dual chip enables (refer to Truth Table 1) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9269 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.



## **Ordering Information**



NOTE:

1. Industrial temperature range is available.

For specific speeds, packages and powers contact your sales office.

## **Datasheet Document History**

1/12/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections Added additional notes to pin configurations

Page 14 Added Depth and Width Expansion section

6/15/99: Page 4 Deleted note 6 for Table II

8/20/99: Fixed Pin Configuration 4/4/00: Replaced IDT logo

Added FT/PIPE to left port

Changed ±200mV to 0mV in notes

1/17/01: Page 4 Changed information in Truth Table II

Increased storage temperature parameters

Clarified TA parameter

Page 5 DC Electrical parameters—changed wording from "open" to "disabled"

Removed Preliminary status



**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com for Tech Support:

831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.