

## HIGH SPEED 3.3V (4K X 9) SYNCHRONOUS DUAL-PORT RAM


### IDT70V914S

### **Features**

- High-speed clock-to-data output times
  - Commercial: 20/25ns (max.)
  - Industrial: 20/25ns (max.)
- Low-power operation
  - IDT70V914S Active: 250 mW (typ.)
    - Standby: 10 mW (typ.)
- Architecture based on Dual-Port RAM cells
  - Allows full simultaneous access from both ports
- Synchronous operation
  - 5ns setup to clock, 1ns hold on all control, data, and address inputs

- Data input, address, and control registers
- Fast 20ns clock to data out
- Self-timed write allows fast cycle times
- 20ns cycle times, 50MHz operation
- ◆ LVTTL-compatible, single 3.3V (± 0.3V) power supply
- Clock Enable feature
- Guaranteed data output hold times
- Available in an 80-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available

## **Functional Block Diagram**



**JANUARY 2001** 

### **Description**

The IDT70V914 is a high-speed 4K x 9 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts.


The IDT70V914 utilizes a 9-bit wide data path to allow for parity at the

user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 250mW of power at maximum high-speed clock-to-data output times as fast as 20ns. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70V914 is packaged in an 80-pin TQFP.

### Pin Configurations (1,2,3)



### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- $4. \ \ \,$  This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND		٧
VTERM <sup>(2)</sup>	Terminal Voltage	-0.5 to Vcc	
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	۰C
lout	DC Output Current	50	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

### **Capacitance**

### $(TA = +25^{\circ}C, f = 1.0MHz)$ TQFP Only

Symbol	Parameter	Conditions	Мах.	Unit	
CIN	Input Capacitance	VIN = 3dV	8	pF	
Соит	Output Capacitance	Vout = 3dV	9	pF	

### NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

# Maximum Operating Temperature and Supply Voltage<sup>(1,2)</sup>

113									
Grade	Grade Ambient Temperature		<b>V</b> cc						
Commercial	nmercial 0°C to +70°C		$3.3V \pm 0.3$						
Industrial	-40°C to +85°C	0V	3.3V ± 0.3						

5616 tbl 02

### NOTES:

5616 tbl 01

5616 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	Vcc+0.3 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	V

### NOTES:

- 5616 tbl 03
- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.3V.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3)

			70V914S		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 3.6V, Vin = 0V to Vcc	_	10	μA
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	μA
Vol	Output Low Voltage	lol = +4mA	1	0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	٧

NOTE:

5616 tbl 05

1. At Vcc ≤ 2.0V, input leakages are undefined

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup> (Vcc = 3.3V ± 0.3V)

		70V914S20 70V914S25 Com'l Com'l & Ind & Ind		Com'l		m'l		
Symbol	Parameter	Test Condition	Version	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CEL and CER = VIL,	COM'L	80	140	75	130	mA
	(Both Ports Active)	Outputs Disabled f = fMAX <sup>(1)</sup>	IND	80	200	75	190	
SB1	Standby Current	CEL and CER = VH	COM'L	30	55	25	50	mA
	(Both Ports - TTL Level Inputs)	$f = f_{MAX}^{(1)}$	IND	30	85	25	80	
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{A^*} = VIL$ and $\overline{CE}^{B^*} = VIH^{(3)}$ Active Port Outputs Disabled, $f=fmax^{(1)}$	COM'L	55	85	45	80	mA
	Level Inputs)		IND	55	100	45	95	
ISB3	Full Standby	Both Ports $\overline{CE}$ R and $\overline{CE}$ L $\geq$ VCC - 0.2V	COM'L	3	15	3	15	mA
	Current (Both Ports - All CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, $f = 0^{(2)}$	IND	3	15	3	15	
ISB4	Current (One $\overline{CE}^{"B"} \ge Vcc - 0.2V^{(3)}$		COM'L	55	85	45	80	mA
	Level Inputs)	$V_{\text{IN}} \ge V_{\text{CC}}$ - 0.2V or $V_{\text{IN}} \le 0.2V$ , Active Port Outputs Disabled $f = f_{\text{MAX}}^{(1)}$	IND	55	100	45	95	

NOTES:

5616 tbl 06

- 1. At fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 3.3V, TA = 25°C for Typ, and are not production tested. lcc pc = 150mA (Typ).

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

5616 tbl 07




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tcklz, tolz, and toll) \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).


# **AC Electrical Characteristics Over the Operating Temperature Range** (Read and Write Cycle Timing) (Commercial: Vcc = 3.3V ± 0.3V)

		70914S20 Com'l & Ind		70914S25 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20		25	-	ns
tсн	Clock High Time	8		10	-	ns
tcL	Clock Low Time	8		10	_	ns
tco	Clock High to Output Valid		20	_	25	ns
ts	Registered Signal Set-up Time	5	_	6	_	ns
tн	Registered Signal Hold Time	1		1	-	ns
toc	Data Output Hold After Clock High	3		3	_	ns
tcklz	Clock High to Output Low-Z <sup>(1,2)</sup>	2		2	_	ns
tckHz	Clock High to Output High-Z <sup>(1,2)</sup>		9	_	12	ns
toe	Output Enable to Output Valid		10	_	12	ns
tolz	Output Enable to Output Low-Z <sup>(1,2)</sup>	0		0	_	ns
tонz	Output Disable to Output High-Z <sup>(1,2)</sup>		9	_	11	ns
tsck	Clock Enable, Disable Set-up Time	5		6	_	ns
tHCK	Clock Enable, Disable Hold Time	2		2	-	ns
Port-to-Port De	Port-to-Port Delay					
tcwdd	Write Port Clock High to Read Data Delay	_	35	_	45	ns
tcss	Clock-to-Clock Setup Time		15	_	20	ns


5616 tbl 08

- 1. Transition is measured 0mV from Low or High impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.

### **Timing Waveform of Read Cycle, Either Side**




# Timing Waveform of Write with Port-to-Port Read<sup>(2,3,4)</sup>




### NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{CE}L = \overline{CE}R = VIL$ ,  $\overline{CLKEN}L = \overline{CLKEN}R = VIL$ .
- 3.  $\overline{OE}$  = V<sub>IL</sub> for the reading port, port 'B'.
- 4. All timing is the same for left and right ports. Ports "A" may be either the left or right port. Port "B" is opposite from port "A".
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb. tcwbb does not apply in this case.

# Timing Waveform of Read-to-Write Cycle No. $1^{(1,2)}$ (tcyc = min.)



# Timing Waveform of Read-to-Write Cycle No. 2<sup>(4)</sup> (tcyc > min.)



### NOTES:

- 1. For tcyc = min.; data out coincident with the rising edge of the subsequent write clock can occur. To ensure writing to the correct address location, the write must be repeated on the second write clock rising edge. If  $\overline{CE} = V_{IL}$ , invalid data will be written into array. The An+1 must be rewritten on the following cycle.
- 2. OE LOW throughout
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. For tcyc > min.;  $\overline{\text{OE}}$  may be used to avoid data out coincident with the rising edge of the subsequent write clock. Use of  $\overline{\text{OE}}$  will eliminate the need for the write to be repeated.

### **Functional Description**

The IDT70V914 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is dependent on the LOW to HIGH

transitions of the clock signal allowing the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

A HIGH on the  $\overline{\text{CE}}$  input for one clock cycle will power down the internal circuitry to reduce static power consumption.

### Truth Table I: Read/Write Control<sup>(1)</sup>

		Input	s	Outputs			
Sy	Synchronous <sup>(3)</sup> Asynchronous						
CLK	ΖĒ	R/W	ŌĒ	I/O0-8	Mode		
1	Н	Х	Х	High-Z	Deselected, Power-Down		
1	L	L	Х	DATAIN	Selected and Write Enabled		
1	L	Н	L	<b>DATA</b> out	Read Selected and Data Output Enable Read		
1	Х	Х	Н	High-Z	Outputs Disabled		

5616 tbl 09


### Truth Table II: Clock Enable Function Table<sup>(1)</sup>

	Inputs		Register Inputs		Register Outputs <sup>(4)</sup>	
Mode	CLK <sup>(3)</sup>	CLKEN <sup>(2)</sup>	ADDR	DATAIN	ADDR	DATAOUT
Load "1"	1	L	Н	Н	Н	Н
Load "0"	<b>↑</b>	L	L	L	L	L
Hold (do nothing)	<b>↑</b>	Н	Х	Х	NC	NC
	Х	Н	Х	Х	NC	NC

NOTES: 5616 tbl 10

- 1. 'H' = HIGH voltage level steady state, 'h' = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'L' = LOW voltage level steady state 'l' = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'X' = Don't care, 'NC' = No change
- 2. CLKEN = VIL must be clocked in during Power-Up.
- 3. Control signals are initialted and terminated on the rising edge of the CLK, depending on their input level. When R/W and CE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of the CLK. Termination of a write cycle is done on the next LOW-to-HIGH transistion of the CLK.
- 4. The register outputs are internal signals from the register inputs being clocked in or disabled by CLKEN.

## **Ordering Information**



# **Datasheet Document History**

1/20/00: Initial Public Offering

1/10/01: Page 1 Fixed AL and AR numbers in drawing

Increased storage temperature parameter

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes



**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674

www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

for Tech Support: 831-754-4613

DualPortHelp@idt.com