



HIGH-SPEED 3.3V 128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

PRELIMINARY
IDT70V3399S


Features:

- ♦ True Dual-Port memory cells which allow simultaneous access of the same memory location
- ♦ High-speed data access
 - Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
 - Industrial: 4.2ns (133MHz) (max.)
- ♦ Selectable Pipelined or Flow-Through output mode
 - Due to limited pin count PL/FT option is not supported on the 128-pin TQFP package. Device is pipelined outputs only on each port.
- ♦ Counter enable and repeat features
- ♦ Dual chip enables allow for depth expansion without additional logic
- ♦ Full synchronous operation on both ports
 - 6ns cycle time, 166MHz operation (12Gbps bandwidth)
 - Fast 3.6ns clock to data out
 - 1.7ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 166MHz

- Data input, address, byte enable and control registers
- Self-timed write allows fast cycle time
- ♦ Separate byte controls for multiplexed bus and bus matching compatibility
- ♦ LVTTTL-compatible, 3.3V ($\pm 150\text{mV}$) power supply for core
- ♦ LVTTTL compatible, selectable 3.3V ($\pm 150\text{mV}$) or 2.5V ($\pm 100\text{mV}$) power supply for I/Os and control signals on each port
- ♦ Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available at 133MHz.
- ♦ Available in a 128-pin Thin Quad Flatpack (TQFP), 208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball Grid Array (BGA)
- ♦ Supports JTAG features compliant with IEEE 1149.1
 - Due to limited pin count, JTAG is not supported on the 128-pin TQFP package.

Functional Block Diagram



5625 tbl 01

NOVEMBER 2001

Description:

The IDT70V3399 is a high-speed 128K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V3399 has been optimized for applications having unidirectional or

bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and \overline{CE}_1 , permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70V3399 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (V_{DD}) remains at 3.3V.

Pin Configuration^(1,2,3,4)

11/20/01

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | | |
|--------------------|--------------------|----------------------|----------------------|---|-------------------|------------------|-----------------------------------|------------------------------------|-----------------------------------|-------------------------------------|--------------------------------------|-----------------|-----------------|-------------------|-------------------|-------------------|-------------------|---|
| I/O _{9L} | NC | V _{SS} | TDO | NC | A _{16L} | A _{12L} | A _{8L} | NC | V _{DD} | CLK _L | $\overline{\text{CNTEN}}_{\text{L}}$ | A _{4L} | A _{0L} | OPT _L | NC | V _{SS} | A | |
| NC | V _{SS} | NC | TDI | NC | A _{13L} | A _{9L} | NC | $\overline{\text{CE}}_{\text{0L}}$ | V _{SS} | $\overline{\text{ADS}}_{\text{L}}$ | A _{5L} | A _{1L} | V _{SS} | V _{DDQR} | I/O _{8L} | NC | B | |
| V _{DDQL} | I/O _{9R} | V _{DDQR} | PIPE/FT _L | NC | A _{14L} | A _{10L} | $\overline{\text{UB}}_{\text{L}}$ | CE _{1L} | V _{SS} | R/ $\overline{\text{W}}_{\text{L}}$ | A _{6L} | A _{2L} | V _{DD} | I/O _{8R} | NC | V _{SS} | C | |
| NC | V _{SS} | I/O _{10L} | NC | A _{15L} | A _{11L} | A _{7L} | $\overline{\text{LB}}_{\text{L}}$ | V _{DD} | $\overline{\text{OE}}_{\text{L}}$ | REPEAT _L | A _{3L} | V _{DD} | NC | V _{DDQL} | I/O _{7L} | I/O _{7R} | D | |
| I/O _{11L} | NC | V _{DDQR} | I/O _{10R} | <div>70V3399BF BF-208⁽⁵⁾ 208-Pin fpBGA Top View⁽⁶⁾</div> | | | | | | | | | | I/O _{6L} | NC | V _{SS} | NC | E |
| V _{DDQL} | I/O _{11R} | NC | V _{SS} | | | | | | | | | | | V _{SS} | I/O _{6R} | NC | V _{DDQR} | F |
| NC | V _{SS} | I/O _{12L} | NC | | | | | | | | | | | NC | V _{DDQL} | I/O _{5L} | NC | G |
| V _{DD} | NC | V _{DDQR} | I/O _{12R} | | | | | | | | | | | V _{DD} | NC | V _{SS} | I/O _{5R} | H |
| V _{DDQL} | V _{DD} | V _{SS} | V _{SS} | | | | | | | | | | | V _{SS} | V _{DD} | V _{SS} | V _{DDQR} | J |
| I/O _{14R} | V _{SS} | I/O _{13R} | V _{SS} | | | | | | | | | | | I/O _{3R} | V _{DDQL} | I/O _{4R} | V _{SS} | K |
| NC | I/O _{14L} | V _{DDQR} | I/O _{13L} | | | | | | | | | | | NC | I/O _{3L} | V _{SS} | I/O _{4L} | L |
| V _{DDQL} | NC | I/O _{15R} | V _{SS} | | | | | | | | | | | V _{SS} | NC | I/O _{2R} | V _{DDQR} | M |
| NC | V _{SS} | NC | I/O _{15L} | I/O _{1R} | V _{DDQL} | NC | I/O _{2L} | N | | | | | | | | | | |
| I/O _{16R} | I/O _{16L} | V _{DDQR} | NC | $\overline{\text{TRST}}$ | A _{16R} | A _{12R} | A _{8R} | NC | V _{DD} | CLK _R | $\overline{\text{CNTEN}}_{\text{R}}$ | A _{4R} | NC | I/O _{1L} | V _{SS} | NC | P | |
| V _{SS} | NC | I/O _{17R} | TCK | NC | A _{13R} | A _{9R} | NC | $\overline{\text{CE}}_{\text{0R}}$ | V _{SS} | $\overline{\text{ADS}}_{\text{R}}$ | A _{5R} | A _{1R} | V _{SS} | V _{DDQL} | I/O _{0R} | V _{DDQR} | R | |
| NC | I/O _{17L} | V _{DDQL} | TMS | NC | A _{14R} | A _{10R} | $\overline{\text{UB}}_{\text{R}}$ | CE _{1R} | V _{SS} | R/ $\overline{\text{W}}_{\text{R}}$ | A _{6R} | A _{2R} | V _{SS} | NC | V _{SS} | NC | T | |
| V _{SS} | NC | PIPE/FT _R | NC | A _{15R} | A _{11R} | A _{7R} | $\overline{\text{LB}}_{\text{R}}$ | V _{DD} | $\overline{\text{OE}}_{\text{R}}$ | REPEAT _R | A _{3R} | A _{0R} | V _{DD} | OPT _R | NC | I/O _{0L} | U | |

5625 tbl 02c

NOTES:

1. All V_{DD} pins must be connected to 3.3V power supply.
2. All V_{DDQ} pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V_{IH} (3.3V), and 2.5V if OPT pin for that port is set to V_{IL} (0V).
3. All V_{SS} pins must be connected to ground supply.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configuration^(1,2,3,4) (con't.)

70V3399BC
 BC-256⁽⁵⁾

256-Pin BGA
 Top View⁽⁶⁾

11/20/01


| | | | | | | | | | | | | | | | |
|---------------------------|---------------------------|--------------------------------|----------------|-------------|-------------|-------------|--------------------------------------|---------------------------------------|---------------------------------------|---|--------------|--------------|---------------------------|---------------------------|---------------------------|
| A1 NC | A2 TDI | A3 NC | A4 NC | A5 A14L | A6 A11L | A7 A8L | A8 NC | A9 CE ₁ L | A10 $\overline{\text{OE}}\text{L}$ | A11 $\overline{\text{CNTEN}}\text{L}$ | A12 A5L | A13 A2L | A14 A0L | A15 NC | A16 NC |
| B1 NC | B2 NC | B3 TDO | B4 NC | B5 A15L | B6 A12L | B7 A9L | B8 $\overline{\text{UB}}\text{L}$ | B9 $\overline{\text{CE}}\text{0L}$ | B10 R/WL | B11 $\overline{\text{REPEAT}}\text{L}$ | B12 A4L | B13 A1L | B14 VDD | B15 NC | B16 NC |
| C1 NC | C2 I/O ₉ L | C3 VSS | C4 A16L | C5 A13L | C6 A10L | C7 A7L | C8 NC | C9 $\overline{\text{LB}}\text{L}$ | C10 CLKL | C11 $\overline{\text{ADS}}\text{L}$ | C12 A6L | C13 A3L | C14 OPTL | C15 NC | C16 I/O ₈ L |
| D1 NC | D2 I/O ₉ R | D3 NC | D4 PIPE/FTL | D5 VDDQL | D6 VDDQL | D7 VDDQR | D8 VDDQR | D9 VDDQL | D10 VDDQL | D11 VDDQR | D12 VDDQR | D13 VDD | D14 NC | D15 NC | D16 I/O ₈ R |
| E1 I/O ₁₀ R | E2 I/O ₁₀ L | E3 NC | E4 VDDQL | E5 VDD | E6 VDD | E7 VSS | E8 VSS | E9 VSS | E10 VSS | E11 VDD | E12 VDD | E13 VDDQR | E14 NC | E15 I/O ₇ L | E16 I/O ₇ R |
| F1 I/O ₁₁ L | F2 NC | F3 I/O ₁₁ R | F4 VDDQL | F5 VDD | F6 VSS | F7 VSS | F8 VSS | F9 VSS | F10 VSS | F11 VSS | F12 VDD | F13 VDDQR | F14 I/O ₆ R | F15 NC | F16 I/O ₆ L |
| G1 NC | G2 NC | G3 I/O ₁₂ L | G4 VDDQR | G5 VSS | G6 VSS | G7 VSS | G8 VSS | G9 VSS | G10 VSS | G11 VSS | G12 VSS | G13 VDDQL | G14 I/O ₅ L | G15 NC | G16 NC |
| H1 NC | H2 I/O ₁₂ R | H3 NC | H4 VDDQR | H5 VSS | H6 VSS | H7 VSS | H8 VSS | H9 VSS | H10 VSS | H11 VSS | H12 VSS | H13 VDDQL | H14 NC | H15 NC | H16 I/O ₅ R |
| J1 I/O ₁₃ L | J2 I/O ₁₄ R | J3 I/O ₁₃ R | J4 VDDQL | J5 VSS | J6 VSS | J7 VSS | J8 VSS | J9 VSS | J10 VSS | J11 VSS | J12 VSS | J13 VDDQR | J14 I/O ₄ R | J15 I/O ₃ R | J16 I/O ₄ L |
| K1 NC | K2 NC | K3 I/O ₁₄ L | K4 VDDQL | K5 VSS | K6 VSS | K7 VSS | K8 VSS | K9 VSS | K10 VSS | K11 VSS | K12 VSS | K13 VDDQR | K14 NC | K15 NC | K16 I/O ₃ L |
| L1 I/O ₁₅ L | L2 NC | L3 I/O ₁₅ R | L4 VDDQR | L5 VDD | L6 VSS | L7 VSS | L8 VSS | L9 VSS | L10 VSS | L11 VSS | L12 VDD | L13 VDDQL | L14 I/O ₂ L | L15 NC | L16 I/O ₂ R |
| M1 I/O ₁₆ R | M2 I/O ₁₆ L | M3 NC | M4 VDDQR | M5 VDD | M6 VDD | M7 VSS | M8 VSS | M9 VSS | M10 VSS | M11 VDD | M12 VDD | M13 VDDQL | M14 I/O ₁ R | M15 I/O ₁ L | M16 NC |
| N1 NC | N2 I/O ₁₇ R | N3 NC | N4 PIPE/FTL | N5 VDDQR | N6 VDDQR | N7 VDDQL | N8 VDDQL | N9 VDDQR | N10 VDDQR | N11 VDDQL | N12 VDDQL | N13 VDD | N14 NC | N15 I/O ₀ R | N16 NC |
| P1 NC | P2 I/O ₁₇ L | P3 TMS | P4 A16R | P5 A13R | P6 A10R | P7 A7R | P8 NC | P9 $\overline{\text{LB}}\text{R}$ | P10 CLKR | P11 $\overline{\text{ADS}}\text{R}$ | P12 A6R | P13 A3R | P14 NC | P15 NC | P16 I/O ₀ L |
| R1 NC | R2 NC | R3 $\overline{\text{TRST}}$ | R4 NC | R5 A15R | R6 A12R | R7 A9R | R8 $\overline{\text{UB}}\text{R}$ | R9 $\overline{\text{CE}}\text{0R}$ | R10 R/WR | R11 $\overline{\text{REPEAT}}\text{R}$ | R12 A4R | R13 A1R | R14 OPTR | R15 NC | R16 NC |
| T1 NC | T2 TCK | T3 NC | T4 NC | T5 A14R | T6 A11R | T7 A8R | T8 NC | T9 CE ₁ R | T10 $\overline{\text{OE}}\text{R}$ | T11 $\overline{\text{CNTEN}}\text{R}$ | T12 A5R | T13 A2R | T14 A0R | T15 NC | T16 NC |

5625 drw 02d

NOTES:

1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configuration^(1,2,3,4,7,8) (con't.)



NOTES:

1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 14mm x 20mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
7. PIPE/FT option in PK-128 is not supported due to limitation in pin count. Device is pipelined outputs only on each port.
8. Due to the limited pincount, JTAG is not supported in the PK-128 package.

Pin Names

| Left Port | Right Port | Names |
|----------------------------------|----------------------------------|--|
| \overline{CE}_{0L} , CE_{1L} | \overline{CE}_{0R} , CE_{1R} | Chip Enables |
| R/\overline{WL} | R/\overline{WR} | Read/Write Enable |
| \overline{OE}_L | \overline{OE}_R | Output Enable |
| A_{0L} - A_{16L} | A_{0R} - A_{16R} | Address |
| I/O_{0L} - I/O_{17L} | I/O_{0R} - I/O_{17R} | Data Input/Output |
| CLK_L | CLK_R | Clock |
| $PIPE/\overline{FT}_L$ | $PIPE/\overline{FT}_R$ | Pipeline/Flow-Through |
| \overline{ADS}_L | \overline{ADS}_R | Address Strobe Enable |
| \overline{CNTEN}_L | \overline{CNTEN}_R | Counter Enable |
| \overline{REPEAT}_L | \overline{REPEAT}_R | Counter Repeat ⁽⁹⁾ |
| \overline{UB}_L | \overline{UB}_R | Upper Byte Enable (I/O_9 - I/O_{17}) |
| \overline{LB}_L | \overline{LB}_R | Lower Byte Enable (I/O_0 - I/O_8) |
| VDD_{0L} | VDD_{0R} | Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾ |
| OPT_L | OPT_R | Option for selecting VDD_{0x} ^(1,2) |
| VDD | | Power (3.3V) ⁽¹⁾ |
| VSS | | Ground (0V) |
| TDI | | Test Data Input |
| TDO | | Test Data Output |
| TCK | | Test Logic Clock (10MHz) |
| TMS | | Test Mode Select |
| \overline{TRST} | | Reset (Initialize TAP Controller) |

56235 tbl 01

NOTES:

- VDD , OPT_x , and VDD_{0x} must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- OPT_x selects the operating voltage levels for the I/Os and controls on that port. If OPT_x is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDD_{0x} must be supplied at 3.3V. If OPT_x is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDD_{0x} must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When \overline{REPEAT}_x is asserted, the counter will reset to the last valid address loaded via \overline{ADS}_x .
- $PIPE/\overline{FT}$ option in PK-128 package is not supported due to limitation in pin count. Device is pipelined output mode only on each port.

Truth Table I—Read/Write and Enable Control^(1,2,3)

| \overline{OE} | CLK | $\overline{CE_0}$ | CE_1 | \overline{UB} | \overline{LB} | R/ \overline{W} | Upper Byte I/O ₉₋₁₇ | Lower Byte I/O ₀₋₈ | MODE |
|-----------------|-----|-------------------|--------|-----------------|-----------------|-------------------|-----------------------------------|----------------------------------|--------------------------|
| X | ↑ | H | X | X | X | X | High-Z | High-Z | Deselected—Power Down |
| X | ↑ | X | L | X | X | X | High-Z | High-Z | Deselected—Power Down |
| X | ↑ | L | H | H | H | X | High-Z | High-Z | Both Bytes Deselected |
| X | ↑ | L | H | H | L | L | High-Z | D _{IN} | Write to Lower Byte Only |
| X | ↑ | L | H | L | H | L | D _{IN} | High-Z | Write to Upper Byte Only |
| X | ↑ | L | H | L | L | L | D _{IN} | D _{IN} | Write to Both Bytes |
| L | ↑ | L | H | H | L | H | High-Z | D _{OUT} | Read Lower Byte Only |
| L | ↑ | L | H | L | H | H | D _{OUT} | High-Z | Read Upper Byte Only |
| L | ↑ | L | H | L | L | H | D _{OUT} | D _{OUT} | Read Both Bytes |
| H | ↑ | L | H | L | L | X | High-Z | High-Z | Outputs Disabled |

5625 tbl 02

NOTES:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- \overline{ADS} , \overline{CNTEN} , \overline{REPEAT} = V_{IH}.
- \overline{OE} is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2)

| Address | Previous Address | Addr Used | CLK | \overline{ADS} | \overline{CNTEN} | $\overline{REPEAT}^{(6)}$ | I/O ⁽³⁾ | MODE |
|---------|---------------------|--------------|-----|------------------|--------------------|---------------------------|-----------------------|---|
| X | X | An | ↑ | X | X | L ⁽⁴⁾ | D _{IO} (0) | Counter Reset to last valid \overline{ADS} load |
| An | X | An | ↑ | L ⁽⁴⁾ | X | H | D _{IO} (n) | External Address Used |
| An | Ap | Ap | ↑ | H | H | H | D _{IO} (p) | External Address Blocked—Counter disabled (Ap reused) |
| X | Ap | Ap + 1 | ↑ | H | L ⁽⁵⁾ | H | D _{IO} (p+1) | Counter Enabled—Internal Address generation |

5625 tbl 03

NOTES:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- Read and write operations are controlled by the appropriate setting of R/ \overline{W} , $\overline{CE_0}$, CE_1 , \overline{UB} , \overline{LB} and \overline{OE} .
- Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- \overline{ADS} and \overline{REPEAT} are independent of all other memory control signals including $\overline{CE_0}$, CE_1 and \overline{UB} , \overline{LB} .
- The address counter advances if \overline{CNTEN} = V_{IL} on the rising edge of CLK, regardless of all other memory control signals including $\overline{CE_0}$, CE_1 , \overline{UB} , \overline{LB} .
- When \overline{REPEAT} is asserted, the counter will reset to the last valid address loaded via \overline{ADS} . This value is not set at power-up: a known location should be loaded via \overline{ADS} during initialization if desired. Any subsequent \overline{ADS} access during operations will update the \overline{REPEAT} address location.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

| Grade | Ambient Temperature | GND | V _{DD} |
|------------|---------------------|-----|-----------------|
| Commercial | 0°C to +70°C | 0V | 3.3V ± 150mV |
| Industrial | -40°C to +85°C | 0V | 3.3V ± 150mV |

5625 tbl 04

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|----------------------------------|--------------------------------------|-------------------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | 50 | mA |

5625 tbl 06

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{DD} + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of V_{TERM} ≥ V_{DD} + 150mV.

Recommended DC Operating Conditions with V_{DDQ} at 2.5V

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|------------------|---|---------------------|------|---|------|
| V _{DD} | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| V _{DDQ} | I/O Supply Voltage ⁽³⁾ | 2.4 | 2.5 | 2.6 | V |
| V _{SS} | Ground | 0 | 0 | 0 | V |
| V _{IH} | Input High Voltage (Address & Control Inputs) | 1.7 | — | V _{DDQ} + 100mV ⁽²⁾ | V |
| V _{IH} | Input High Voltage - I/O ⁽³⁾ | 1.7 | — | V _{DDQ} + 100mV ⁽²⁾ | V |
| V _{IL} | Input Low Voltage | -0.3 ⁽¹⁾ | — | 0.7 | V |

5625 tbl 05a

NOTES:

1. Undershoot of V_{IL} ≥ -1.5V for pulse width less than 10ns is allowed.
2. V_{TERM} must not exceed V_{DDQ} + 100mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V_{IL} (0V), and V_{DDQX} for that port must be supplied as indicated above.

Recommended DC Operating Conditions with V_{DDQ} at 3.3V

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|------------------|--|---------------------|------|---|------|
| V _{DD} | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| V _{DDQ} | I/O Supply Voltage ⁽³⁾ | 3.15 | 3.3 | 3.45 | V |
| V _{SS} | Ground | 0 | 0 | 0 | V |
| V _{IH} | Input High Voltage (Address & Control Inputs) ⁽³⁾ | 2.0 | — | V _{DDQ} + 150mV ⁽²⁾ | V |
| V _{IH} | Input High Voltage - I/O ⁽³⁾ | 2.0 | — | V _{DDQ} + 150mV ⁽²⁾ | V |
| V _{IL} | Input Low Voltage | -0.3 ⁽¹⁾ | — | 0.8 | V |

5625 tbl 05b

NOTES:

1. Undershoot of V_{IL} ≥ -1.5V for pulse width less than 10ns is allowed.
2. V_{TERM} must not exceed V_{DDQ} + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V_{IH} (3.3V), and V_{DDQX} for that port must be supplied as indicated above.

Capacitance⁽¹⁾

(TA = +25°C, F = 1.0MHz) PQFP ONLY

| Symbol | Parameter | Conditions ⁽²⁾ | Max | Unit |
|---------------------------------|--------------------|---------------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 3dV | 8 | pF |
| C _{OUT} ⁽³⁾ | Output Capacitance | V _{OUT} = 3dV | 10.5 | pF |

5625 tbl 07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- C_{OUT} also references C_{IO}.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V ± 150mV)

| Symbol | Parameter | Test Conditions | 70V3399S | | Unit |
|------------------------|---------------------------------------|--|----------|------|------|
| | | | Min. | Max. | |
| I _{II} | Input Leakage Current ⁽¹⁾ | V _{DDQ} = Max., V _{IN} = 0V to V _{DDQ} | — | 10 | μA |
| I _{LO} | Output Leakage Current ⁽¹⁾ | $\overline{CE_0}$ = V _{IH} or CE ₁ = V _{IL} , V _{OUT} = 0V to V _{DDQ} | — | 10 | μA |
| V _{OL} (3.3V) | Output Low Voltage ⁽²⁾ | I _{OL} = +4mA, V _{DDQ} = Min. | — | 0.4 | V |
| V _{OH} (3.3V) | Output High Voltage ⁽²⁾ | I _{OH} = -4mA, V _{DDQ} = Min. | 2.4 | — | V |
| V _{OL} (2.5V) | Output Low Voltage ⁽²⁾ | I _{OL} = +2mA, V _{DDQ} = Min. | — | 0.4 | V |
| V _{OH} (2.5V) | Output High Voltage ⁽²⁾ | I _{OH} = -2mA, V _{DDQ} = Min. | 2.0 | — | V |

5625 tbl 08

NOTE:

- At V_{DD} ≤ 2.0V leakages are undefined.
- V_{DDQ} is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($V_{DD} = 3.3V \pm 150mV$)

| Symbol | Parameter | Test Condition | Version | 70V3399S166 Com'l Only | | 70V3399S133 Com'l & Ind | | Unit |
|--------|---|---|---------|---------------------------|------|-------------------------------|------|------|
| | | | | Typ. ⁽⁴⁾ | Max. | Typ. ⁽⁴⁾ | Max. | |
| IDD | Dynamic Operating Current (Both Ports Active) | \overline{CE} and $\overline{CE_R} = V_{IL}$, Outputs Disabled, $f = f_{MAX}^{(1)}$ | COM'L S | 460 | 620 | 400 | 500 | mA |
| | | | IND S | — | — | 400 | 600 | |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\overline{CE} = \overline{CE_R} = V_{IH}$ $f = f_{MAX}^{(1)}$ | COM'L S | 200 | 270 | 170 | 220 | mA |
| | | | IND S | — | — | 170 | 270 | |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{CE^*A} = V_{IL}$ and $\overline{CE^*B} = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$ | COM'L S | 350 | 450 | 290 | 360 | mA |
| | | | IND S | — | — | 290 | 440 | |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports \overline{CE} and $\overline{CE_R} \geq V_{DD} - 0.2V$, $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(2)}$ | COM'L S | 15 | 30 | 15 | 30 | mA |
| | | | IND S | — | — | 15 | 40 | |
| ISB4 | Full Standby Current (One Port - CMOS Level Inputs) | $\overline{CE^*A} \leq 0.2V$ and $\overline{CE^*B} \geq V_{DD} - 0.2V^{(5)}$ $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port, Outputs Disabled, $f = f_{MAX}^{(1)}$ | COM'L S | 350 | 450 | 290 | 360 | mA |
| | | | IND S | — | — | 290 | 440 | |

5625 tbl 09

NOTES:

- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1/t_{cvc}$, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 3.3V$, $T_A = 25^\circ C$ for Typ, and are not production tested. $I_{DD} pc(f=0) = 120mA$ (Typ).
- $\overline{CE}_x = V_{IL}$ means $\overline{CE}_{0x} = V_{IL}$ and $CE_{1x} = V_{IH}$
 $\overline{CE}_x = V_{IH}$ means $\overline{CE}_{0x} = V_{IH}$ or $CE_{1x} = V_{IL}$
 $\overline{CE}_x \leq 0.2V$ means $\overline{CE}_{0x} \leq 0.2V$ and $CE_{1x} \geq V_{CC} - 0.2V$
 $\overline{CE}_x \geq V_{CC} - 0.2V$ means $\overline{CE}_{0x} \geq V_{CC} - 0.2V$ or $CE_{1x} \leq 0.2V$
 "X" represents "L" for left port or "R" for right port.

AC Test Conditions ($V_{DDQ} = 3.3V/2.5V$)

| | |
|---|-------------------------|
| Input Pulse Levels (Address & Controls) | GND to 3.0V/GND to 2.4V |
| Input Pulse Levels (I/Os) | GND to 3.0V/GND to 2.4V |
| Input Rise/Fall Times | 2ns |
| Input Timing Reference Levels | 1.5V/1.25V |
| Output Reference Levels | 1.5V/1.25V |
| Output Load | Figures 1 and 2 |

5625 tbl 10







Figure 1. AC Output Test load.

5625 drw 03



5625 drw 04

Figure 2. Output Test Load
 (For t_{CKLZ} , t_{CKHZ} , t_{OLZ} , and t_{OHZ}).
 *Including scope and jig.



5625 drw 05

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(2,3) ($V_{DD} = 3.3V \pm 150mV$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$)


| Symbol | Parameter | 70V3399S166 Com'l Only | | 70V3399S133 Com'l & Ind | | Unit |
|---------------------------|---|---------------------------|------|----------------------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t_{CYC1} | Clock Cycle Time (Flow-Through) ⁽¹⁾ | 20 | — | 25 | — | ns |
| t_{CYC2} | Clock Cycle Time (Pipelined) ⁽¹⁾ | 6 | — | 7.5 | — | ns |
| t_{CH1} | Clock High Time (Flow-Through) ⁽¹⁾ | 6 | — | 7 | — | ns |
| t_{CL1} | Clock Low Time (Flow-Through) ⁽¹⁾ | 6 | — | 7 | — | ns |
| t_{CH2} | Clock High Time (Pipelined) ⁽²⁾ | 2.1 | — | 2.6 | — | ns |
| t_{CL2} | Clock Low Time (Pipelined) ⁽¹⁾ | 2.1 | — | 2.6 | — | ns |
| t_r | Clock Rise Time | — | 1.5 | — | 1.5 | ns |
| t_f | Clock Fall Time | — | 1.5 | — | 1.5 | ns |
| t_{SA} | Address Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HA} | Address Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{SC} | Chip Enable Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HC} | Chip Enable Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{SW} | R/W Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HW} | R/W Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{SD} | Input Data Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HD} | Input Data Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{SAD} | \overline{ADS} Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HAD} | \overline{ADS} Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{SCN} | \overline{CNTEN} Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HCN} | \overline{CNTEN} Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{SRPT} | \overline{REPEAT} Setup Time | 1.7 | — | 1.8 | — | ns |
| t_{HRPT} | \overline{REPEAT} Hold Time | 0.5 | — | 0.5 | — | ns |
| t_{OE} | Output Enable to Data Valid | — | 4.0 | — | 4.2 | ns |
| t_{OLZ} | Output Enable to Output Low-Z | 1 | — | 1 | — | ns |
| t_{OHZ} | Output Enable to Output High-Z | 1 | 3.6 | 1 | 4.2 | ns |
| t_{CD1} | Clock to Data Valid (Flow-Through) ⁽¹⁾ | — | 12 | — | 15 | ns |
| t_{CD2} | Clock to Data Valid (Pipelined) ⁽¹⁾ | — | 3.6 | — | 4.2 | ns |
| t_{DC} | Data Output Hold After Clock High | 1 | — | 1 | — | ns |
| t_{CKHZ} | Clock High to Output High-Z | 1 | 3 | 1 | 3 | ns |
| t_{CKLZ} | Clock High to Output Low-Z | 1 | — | 1 | — | ns |
| Port-to-Port Delay | | | | | | |
| t_{CO} | Clock-to-Clock Offset | 5 | — | 6 | — | ns |

NOTES:

5625 tbl 11


- The Pipelined output parameters (t_{CYC2} , t_{CD2}) apply to either or both left and right ports when $\overline{FT}/PIPE_x = V_{IH}$. Flow-through parameters (t_{CYC1} , t_{CD1}) apply when $\overline{FT}/PIPE_x = V_{IL}$ for that port.
- All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}) and $\overline{FT}/PIPE$. $\overline{FT}/PIPE$ should be treated as a DC signal, i.e. steady state during operation.
- These values are valid for either level of V_{DDQ} (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.

Timing Waveform of Read Cycle for Pipelined Operation ($\overline{FT}/PIPE"x" = V_{IH}$)(2)



5625 drw 06

Timing Waveform of Read Cycle for Flow-through Output ($\overline{FT}/PIPE"x" = V_{IL}$)(2,6)




5625 drw 07


NOTES:

1. \overline{OE} is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
2. $\overline{ADS} = V_{IL}$, \overline{CNTEN} and $\overline{REPEAT} = V_{IH}$.
3. The output is disabled (High-Impedance state) by $\overline{CE0} = V_{IH}$, $\overline{CE1} = V_{IL}$, \overline{UB} , $\overline{LB} = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. If \overline{UB} , \overline{LB} was HIGH, then the appropriate Byte of DATAout for $Qn + 2$ would be disabled (High-Impedance state).
6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Multi-Device Pipelined Read^(1,2)




Timing Waveform of a Multi-Device Flow-Through Read^(1,2)



NOTES:

1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3399 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. UB, LB, OE, and ADS = VIH; CE1(B1), CE1(B2), R/W, CNTEN, and REPEAT = VIH.


Timing Waveform of Left Port Write to Pipelined Right Port Read^(1,2,4)



NOTES:

1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; $\overline{CE_1}$, \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.
2. $\overline{OE} = V_{IL}$ for Port "B", which is being read from. $\overline{OE} = V_{IH}$ for Port "A", which is being written to.
3. If $t_{co} \leq$ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be $t_{co} + 2 t_{cyc2} + t_{cd2}$). If $t_{co} >$ minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be $t_{co} + t_{cyc2} + t_{cd2}$).
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"


Timing Waveform with Port-to-Port Flow-Through Read^(1,2,4)



NOTES:

1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; $\overline{CE_1}$, \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.
2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
3. If $t_{co} \leq$ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be $t_{co} + t_{cyc} + t_{cd1}$). If $t_{co} >$ minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be $t_{co} + t_{cd1}$).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".


Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽²⁾



NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; \overline{CE}_1 , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$. "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.


Timing Waveform of Pipelined Read-to-Write-to-Read (\overline{OE} Controlled)⁽²⁾




NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; \overline{CE}_1 , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.
3. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}} = \text{V}_{\text{IL}}$)⁽²⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled)⁽²⁾




NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; \overline{CE}_1 , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.
3. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




NOTES:

1. \overline{CE}_0 , \overline{OE} , \overline{UB} , \overline{LB} = V_{IL} ; CE_1 , R/\overline{W} , and \overline{REPEAT} = V_{IH} .
2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)⁽¹⁾



Timing Waveform of Counter Repeat⁽²⁾



NOTES:

1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and R/\overline{W} = V_{IL} ; CE_1 and \overline{REPEAT} = V_{IH} .
2. $\overline{CE_0}$, \overline{UB} , \overline{LB} = V_{IL} ; CE_1 = V_{IH} .
3. The "Internal Address" is equal to the "External Address" when \overline{ADS} = V_{IL} and equals the counter output when \overline{ADS} = V_{IH} .
4. Addresses do not have to be accessed sequentially since \overline{ADS} = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid \overline{ADS} load will be accessed. Extra cycles are shown here simply for clarification. For more information on REPEAT function refer to Truth Table II.
7. \overline{CNTEN} = V_{IL} advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

Functional Description

The IDT70V3399 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{CE_0}$ or a LOW on CE_1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V3399s for depth expansion configurations. Two cycles are required with $\overline{CE_0}$ LOW and CE_1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT70V3399 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V3399 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.




Figure 4. Depth and Width Expansion with IDT70V3399

JTAG Timing Specifications




Figure 5. Standard JTAG Timing

NOTES:

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics^(1,2,3,4)

| Symbol | Parameter | 70V3399 | | |
|-------------------|-------------------------|---------|------------------|-------|
| | | Min. | Max. | Units |
| t _{JCYC} | JTAG Clock Input Period | 100 | — | ns |
| t _{JCH} | JTAG Clock HIGH | 40 | — | ns |
| t _{JCL} | JTAG Clock Low | 40 | — | ns |
| t _{JR} | JTAG Clock Rise Time | — | 3 ⁽¹⁾ | ns |
| t _{JF} | JTAG Clock Fall Time | — | 3 ⁽¹⁾ | ns |
| t _{JRST} | JTAG Reset | 50 | — | ns |
| t _{JRSR} | JTAG Reset Recovery | 50 | — | ns |
| t _{JCD} | JTAG Data Output | — | 25 | ns |
| t _{JDC} | JTAG Data Output Hold | 0 | — | ns |
| t _{JS} | JTAG Setup | 15 | — | ns |
| t _{JH} | JTAG Hold | 15 | — | ns |

5625 tbl 12

NOTES:

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Identification Register Definitions

| Instruction Field | Value | Description |
|-----------------------------------|--------|--|
| Revision Number (31:28) | 0x0 | Reserved for version number |
| IDT Device ID (27:12) | 0x0315 | Defines IDT part number |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register |

5625 tbl 13

Scan Register Sizes

| Register Name | Bit Size |
|----------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| Identification (IDR) | 32 |
| Boundary Scan (BSR) | Note (3) |

5625 tbl 14

System Interface Parameters


| Instruction | Code | Description |
|----------------|-----------------|--|
| EXTEST | 0000 | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO. |
| BYPASS | 1111 | Places the bypass register (BYR) between TDI and TDO. |
| IDCODE | 0010 | Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0011 | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. |
| SAMPLE/PRELOAD | 0001 | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. |
| RESERVED | All other codes | Several combinations are reserved. Do not use codes other than those identified above. |

5625 tbl 15

NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

Ordering Information



5625 drw 22

Preliminary Datasheet: Definition

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

Datasheet Document History:

| | |
|-----------|---|
| 6/2/00: | Initial Public Offering |
| 7/12/00: | Added mux to functional block diagram |
| 6/20/01: | Page 4 Added JTAG information for TQFP package on page 1. Corrected TQFP package size |
| 7/31/01: | Page 1 Added PL/FT option |
| | Page 20 Changed maximum value for JTAG AC Electrical Characteristics for t_{CD} from 20ns to 25ns |
| | Page 9 Added Industrial Temperature DC Parameters |
| 11/20/01: | Page 2, 3 & 4 Added date revision for pin configurations |
| | Page 11 Changed t_{OE} value in AC Electrical Characteristics, please refer to Errata #SMEN-01-05 |
| | Page 1 & 22 Replaced TM logo with ® logo |
| | Page 10 Changed AC Test Conditions Input Rise/Fall Times |



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-5166
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 831-754-4613
 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.