

HEXFET® Power MOSFET

- Logic-Level Gate Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.


The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.

Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	90 ^⑤	
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	64	A
I_{DM}	Pulsed Drain Current ^①	360	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	150	W
	Linear Derating Factor	1.0	W/ $^\circ\text{C}$
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ^②	500	mJ
I_{AR}	Avalanche Current ^①	54	A
E_{AR}	Repetitive Avalanche Energy ^①	15	mJ
dv/dt	Peak Diode Recovery dv/dt ^③	2.9	V/ns
T_J	Operating Junction and		
T_{STG}	Storage Temperature Range	-55 to + 175	$^\circ\text{C}$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf·in (1.1N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	1.0	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.24	—	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	—	—	40	



$V_{DSS} = 55\text{V}$
 $R_{DS(on)} = 0.008\Omega$
 $I_D = 90\text{A}^{\circledcirc}$




IRLP2505



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.035	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.008	Ω	$V_{GS} = 10V, I_D = 54\text{A}$ ④
		—	—	0.010		$V_{GS} = 5.0V, I_D = 54\text{A}$ ④
		—	—	0.013		$V_{GS} = 4.0V, I_D = 45\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	59	—	—	S	$V_{DS} = 25V, I_D = 54\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 55V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 44V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
Q_g	Total Gate Charge	—	—	130	nC	$I_D = 54\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	25		$V_{DS} = 44V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	67		$V_{GS} = 5.0V, \text{See Fig. 6 and 13}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	—	12	ns	$V_{DD} = 28V$
t_r	Rise Time	—	—	160		$I_D = 54\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	—	43		$R_G = 1.3\Omega, V_{GS} = 5.0V$
t_f	Fall Time	—	—	84		$R_D = 0.50\Omega, \text{See Fig. 10}$ ④
L_D	Internal Drain Inductance	—	—	5.0	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	—	13		
C_{iss}	Input Capacitance	—	—	5000	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	—	1100		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	—	390		$f = 1.0\text{MHz}, \text{See Fig. 5}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	90⑤	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	360		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 54\text{A}, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	140	210	ns	$T_J = 25^\circ\text{C}, I_F = 54\text{A}$
Q_{rr}	Reverse Recovery Charge	—	650	970	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② $V_{DD} = 25V$, starting $T_J = 25^\circ\text{C}$, $L = 240\mu\text{H}$ $R_G = 25\Omega$, $I_{AS} = 54\text{A}$. (See Figure 12)
- ③ $I_{SD} \leq 54\text{A}$, $dI/dt \leq 130\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ Calculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4




Fig 1. Typical Output Characteristics,
 $T_J = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_J = 175^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

IRLP2505




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit

* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS


IRLP2505



Package Outline


TO-247AC Outline

Dimensions are shown in millimeters (inches)



Part Marking Information

TO-247AC



International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: (44) 0883 713215

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 3L1, Tel: (905) 475 1897 **IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: 6172 37066 **IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: (39) 1145 10111 **IR FAR EAST:** K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo 171 Tel: (03)3983 0641 **IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, 0316 Tel: 65 221 8371

Data and specifications subject to change without notice.