


HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS}=4V & 5V
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements




V_{DSS} = 200V
R_{DS(on)} = 0.18Ω
I_D = 17A

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
I _D @ T _c = 25°C	Continuous Drain Current, V _{GS} @ 5.0 V	17	A
I _D @ T _c = 100°C	Continuous Drain Current, V _{GS} @ 5.0 V	11	
I _{DM}	Pulsed Drain Current ①	68	
P _D @ T _c = 25°C	Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
V _{GS}	Gate-to-Source Voltage	±10	V
E _{AS}	Single Pulse Avalanche Energy ②	580	mJ
I _{AR}	Avalanche Current ①	10	A
E _{AR}	Repetitive Avalanche Energy ①	13	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T _J	Operating Junction and	-55 to +150	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf·in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R _{thJC}	Junction-to-Case	—	—	1.0	°C/W
R _{thCS}	Case-to-Sink, Flat, Greased Surface	—	0.50	—	°C/W
R _{thJA}	Junction-to-Ambient	—	—	62	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	200	—	—	V	$V_{\text{GS}}=0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.27	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.18	—	Ω	$V_{\text{GS}}=5.0\text{V}$, $I_D = 10\text{A}$ ④
		—	0.27	—		$V_{\text{GS}}=4.0\text{V}$, $I_D = 8.5\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{\text{DS}}=V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	16	—	—	S	$V_{\text{DS}}=50\text{V}$, $I_D = 10\text{A}$ ④
I_{DS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}}=200\text{V}$, $V_{\text{GS}}=0\text{V}$
		—	—	250		$V_{\text{DS}}=160\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}}=10\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}}=-10\text{V}$
Q_g	Total Gate Charge	—	—	66	nC	$I_D = 17\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	9.0		$V_{\text{DS}}=160\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	38		$V_{\text{GS}}=5.0\text{V}$ See Fig. 6 and 13 ④
$t_{\text{d(on)}}$	Turn-On Delay Time	—	8.0	—		$V_{\text{DD}}=100\text{V}$
t_r	Rise Time	—	83	—		$I_D = 17\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	44	—		$R_G = 4.6\Omega$
t_f	Fall Time	—	52	—		$R_D = 5.7\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	1800	—		$V_{\text{GS}}=0\text{V}$
C_{oss}	Output Capacitance	—	400	—	pF	$V_{\text{DS}}=25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	120	—		$f=1.0\text{MHz}$ See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	17	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	68		
V_{SD}	Diode Forward Voltage	—	—	2.0	V	$T_J = 25^\circ\text{C}$, $I_S = 17\text{A}$, $V_{\text{GS}}=0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	310	470	ns	$T_J = 25^\circ\text{C}$, $I_F = 17\text{A}$
Q_{rr}	Reverse Recovery Charge	—	3.2	4.8	μC	$dI/dt=100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③ $I_{\text{SD}} \leq 17\text{A}$, $dI/dt \leq 150\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$

② $V_{\text{DD}}=50\text{V}$, starting $T_J=25^\circ\text{C}$, $L=3.0\text{mH}$
 $R_G=25\Omega$, $I_{AS}=17\text{A}$ (See Figure 12)

④ Pulse width $\leq 300\ \mu\text{s}$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_c = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_c = 150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit


Appendix B: Package Outline Mechanical Drawing

Appendix C: Part Marking Information

Appendix A


Peak Diode Recovery dv/dt Test Circuit

Fig 14. For N-Channel HEXFETs




① Driver Gate Drive


$$D = \frac{PW}{Period}$$




② D.U.T. ISD Waveform



③ D.U.T. VDS Waveform



④ Inductor Current




* $V_{GS} = 5V$ for Logic Level Devices

Appendix B

Package Outline

TO-220AB Outline

Dimensions are shown in millimeters (inches)



NOTES

2X

1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982

2 CONTROLLING DIMENSION : INCH


3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220-AB

4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

Part Marking Information

Appendix C

TO-220AB



Printed on Signet recycled offset:
made from 50% recycled waste paper, including
10% de-inked, post-consumer waste.



WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322-3331, Twx: 4720403
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB England, Tel: (0883) 713215, Twx: 95219

IR CANADA: 101 Bentley St., Markham, Ontario L3R 3L1, Tel: (416) 475-1897. IR GERMANY: Saalburgstrasse 157, D-6380 Bad Homburg, Tel: 6172-37066. IR ITALY: Via Liguria 49, 10071 Borgaro, Torino, Tel: (011) 470 1484. IR FAR EAST: K&H Building, 30-4 Nishikiekuburo 3-Chome, Toshima-ku, Tokyo 171 Japan, Tel: (03) 983 0641. IR SOUTHEAST ASIA: 190 Middle Road, #E 10-01 Fortune Centre, Singapore 0716, Tel: (65) 336 3922

Sales Offices, Agents and Distributors in Major Cities Throughout the World.

Data and specifications subject to change without notice (1082)