International
IOR Rectifier

PD - 94194A

SMPS MOSFET

IRL3715
IRL3715S
IRL3715L

HEXFET® Power MOSFET

Applications

- High Frequency Isolated DC-DC Converters with Synchronous Rectification for Telecom and Industrial Use
- High Frequency Buck Converters for Computer Processor Power

Benefits

- Ultra-Low Gate Impedance
- Very Low $R_{DS(on)}$ at 4.5V V_{GS}
- Fully Characterized Avalanche Voltage and Current

V_{DSS}	$R_{DS(on)}$ max	I_D
20V	**14mΩ**	**54A⑥**



TO-220AB IRL3715 | D²Pak IRL3715S | TO-262 IRL3715L

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D @ T_C = 25°C	Continuous Drain Current, V_{GS} @ 10V	54⑥	A
I_D @ T_C = 100°C	Continuous Drain Current, V_{GS} @ 10V	38⑥	
I_{DM}	Pulsed Drain Current①	210	
P_D @T_C = 25°C	Maximum Power Dissipation	71	W
P_D @T_A = 25°C	Maximum Power Dissipation⑤	3.8	W
	Linear Derating Factor	0.48	W/°C
T_J , T_{STG}	Junction and Storage Temperature Range	-55 to + 175	°C

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case	——	2.1	°C/W
$R_{θCS}$	Case-to-Sink, Flat, Greased Surface ④	0.50	——	
$R_{θJA}$	Junction-to-Ambient④	——	62	
$R_{θJA}$	Junction-to-Ambient (PCB mount)⑤	——	40	

Notes ① through ⑥ are on page 11

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	20	—	—	V	V_{GS} = 0V, I_D = 250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.022	—	V/°C	Reference to 25°C, I_D = 1mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	11	14	mΩ	V_{GS} = 10V, I_D = 26A ③
		—	15	20		V_{GS} = 4.5V, I_D = 21A ③
$V_{GS(th)}$	Gate Threshold Voltage	1.0	—	3.0	V	V_{DS} = V_{GS}, I_D = 250μA
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	V_{DS} = 16V, V_{GS} = 0V
		—	—	100		V_{DS} = 16V, V_{GS} = 0V, T_J = 125°C
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	V_{GS} = 16V
	Gate-to-Source Reverse Leakage	—	—	-200		V_{GS} = -16V

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	26	—	—	S	V_{DS} = 10V, I_D = 21A
Q_g	Total Gate Charge	—	11	17	nC	I_D = 21A
Q_{gs}	Gate-to-Source Charge	—	3.8	—		V_{DS} = 10V
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	4.4	—		V_{GS} = 4.5V
Q_{oss}	Output Gate Charge	—	11	17		V_{GS} = 0V, V_{DS} = 10V
$t_{d(on)}$	Turn-On Delay Time	—	6.4	—	ns	V_{DD} = 10V
t_r	Rise Time	—	73	—		I_D = 21A
$t_{d(off)}$	Turn-Off Delay Time	—	12	—		R_G = 1.8Ω
t_f	Fall Time	—	5.1	—		V_{GS} = 4.5V ③
C_{iss}	Input Capacitance	—	1060	—	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	—	700	—		V_{DS} = 10V
C_{rss}	Reverse Transfer Capacitance	—	120	—		ƒ = 1.0MHz

Avalanche Characteristics

Symbol	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy②	—	110	mJ
I_{AR}	Avalanche Current①	—	21	A

Diode Characteristics



Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	54⑥	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	210		
V_{SD}	Diode Forward Voltage	—	0.9	1.3	V	T_J = 25°C, I_S = 21A, V_{GS} = 0V ③
		—	0.8	—		T_J = 125°C, I_S = 21A, V_{GS} = 0V ③
t_{rr}	Reverse Recovery Time	—	37	56	ns	T_J = 25°C, I_F = 21A, V_R=20V
Q_{rr}	Reverse Recovery Charge	—	28	42	nC	di/dt = 100A/μs ③
t_{rr}	Reverse Recovery Time	—	38	57	ns	T_J = 125°C, I_F = 21A, V_R=20V
Q_{rr}	Reverse Recovery Charge	—	30	45	nC	di/dt = 100A/μs ③



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 12c. Maximum Avalanche Energy Vs. Drain Current



Fig 13a. Basic Gate Charge Waveform



Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit





* V_{GS} = 5V for Logic Level Devices

Fig 14. For N-Channel HEXFET® Power MOSFETs

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:
1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
2 CONTROLLING DIMENSION : INCH
3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"



D^2Pak Package Outline



SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN	MAX.	MIN.	MAX.	
A	4.06	4.83	0.160	0.190	
b	0.51	0.99	0.020	0.039	
b1	0.51	0.89	0.020	0.035	4
b2	1.14	1.40	0.045	0.055	
c	0.38	0.74	0.015	0.029	
c1	0.43	0.63	0.017	0.025	
c2	1.14	1.40	0.045	0.055	
D	8.51	9.65	0.335	0.380	3
D1	5.33		0.210		
E	9.65	10.67	0.380	0.420	3
E1	6.22		0.245		
e	2.54 BSC		0.100 BSC		
L	14.61	15.88	0.575	0.625	
L1	1.78	2 79	0.070	0 110	
L2		1.65		0.065	
L3	1.27	1.78	0.050	0.070	
L4	0.25 BSC		0.010 BSC		
m	17 78		0.700		
m1	08.89		0.350		
n	11.43		0.450		
O	2.08		0.082		
P	3.81		0.150		
ø	90°	93°	90°	93°	



NOTES:

1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
2.0 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
4.0 DIMENSION b1 APPLY TO BASE METAL ONLY.
5.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.
6.0 CONTROLLING DIMENSION : INCHES.

LEAD ASSIGNMENTS

HEXFET	IGBTs, CoPACK	DIODES
1.- GATE	1.- GATE	1.- ANODE
2.- DRAIN	2.- COLLECTOR	2.- CATHODE
3.- SOURCE	3.- EMITTER	3.- ANODE

D^2Pak Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
LOT CODE 8024
ASSEMBLED ON WW 02, 2000
IN THE ASSEMBLY LINE "L"



TO-262 Package Outline





LEAD ASSIGNMENTS

1 = GATE
2 = DRAIN
3 = SOURCE
4 = DRAIN

NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"



D^2Pak Tape & Reel Information







NOTES :
1. COMFORMS TO EIA-418.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION MEASURED @ HUB.
4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Starting T_J = 25°C, L = 0.51mH
R_G = 25Ω, I_{AS} = 21A,V_{GS}=10V

③ Pulse width ≤ 400µs; duty cycle ≤ 2%.

④ This is only applied to TO-220A package

⑤ This is applied to D^2Pak, when mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.

⑥ Calculated continuous current based on maximum allowable junction temperature.
Package limitation current is 30A.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 6/01