

**PRELIMINARY**


# IRL3402S

- Advanced Process Technology
- Surface Mount
- Optimized for 4.5V-7.0V Gate Drive
- Ideal for CPU Core DC-DC Converters
- Fast Switching

## Description


These HEXFET Power MOSFETs were designed specifically to meet the demands of CPU core DC-DC converters. Advanced processing techniques combined with an optimized gate oxide design results in a die sized specifically to offer maximum efficiency at minimum cost.

The D<sup>2</sup>Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D<sup>2</sup>Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.



HEXFET® Power MOSFET

$V_{DSS} = 20V$   
 $R_{DS(on)} = 0.01\Omega$   
 $I_D = 85A @ 6V$



## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$ ⑤	85⑥	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$ ⑤	54	
$I_{DM}$	Pulsed Drain Current ①⑤	340	
$P_D @ T_C = 25^\circ C$	Power Dissipation	110	W
	Linear Derating Factor	0.91	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 10$	V
$V_{GSM}$	Gate-to-Source Voltage (Start Up Transient, $t_p = 100\mu s$ )	14	V
$E_{AS}$	Single Pulse Avalanche Energy ②⑤	290	mJ
$I_{AR}$	Avalanche Current ①	51	A
$E_{AR}$	Repetitive Avalanche Energy ①	11	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③⑤	5.0	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	


## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient ( PCB Mounted,steady-state)**	—	40	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	20	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.02	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$ ⑤
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.010	$\Omega$	$V_{\text{GS}} = 4.5\text{V}$ , $I_D = 51\text{A}$ ④
		—	—	0.008		$V_{\text{GS}} = 7.0\text{V}$ , $I_D = 51\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	0.70	—	—	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	65	—	—	S	$V_{\text{DS}} = 10\text{V}$ , $I_D = 51\text{A}$ ⑤
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 20\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 16\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	$\text{nA}$	$V_{\text{GS}} = 10\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -10\text{V}$
$Q_g$	Total Gate Charge	—	—	78	$\text{nC}$	$I_D = 51\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	18		$V_{\text{DS}} = 10\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	30		$V_{\text{GS}} = 4.5\text{V}$ , See Fig. 6 ④⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	10	—	$\text{ns}$	$V_{\text{DD}} = 10\text{V}$
$t_r$	Rise Time	—	140	—		$I_D = 51\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	80	—		$R_G = 5.0\Omega$ , $V_{\text{GS}} = 4.5\text{V}$
$t_f$	Fall Time	—	120	—		$R_D = 0.19\Omega$ , ④⑤
$L_s$	Internal Source Inductance	—	7.5	—	$\text{nH}$	Between lead, and center of die contact
$C_{\text{iss}}$	Input Capacitance	—	3300	—	$\text{pF}$	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	1400	—		$V_{\text{DS}} = 15\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	510	—		$f = 1.0\text{MHz}$ , See Fig. 5⑤

**Source-Drain Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	85	$\text{A}$	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①⑤	—	—	340		
	Diode Forward Voltage	—	—	1.3		$T_J = 25^\circ\text{C}$ , $I_S = 51\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	72	110	$\text{ns}$	$T_J = 25^\circ\text{C}$ , $I_F = 51\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	160	240	$\text{nC}$	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑤
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_s + L_D$ )				

**Notes:**


- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.55\text{ mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 51\text{A}$ .
- ③  $I_{SD} \leq 51\text{A}$ ,  $di/dt \leq 82\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤ Uses IRL3402 data and test conditions
- ⑥ Calculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4

\*\* When mounted on FR-4 board using minimum recommended footprint.


For recommended footprint and soldering techniques refer to application note #AN-994.




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10.** Maximum Avalanche Energy  
Vs. Drain Current



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12.** On-Resistance Vs. Drain Current




**Fig 13.** On-Resistance Vs. Gate Voltage

## D<sup>2</sup>Pak Package Outline




## Part Marking Information

### D<sup>2</sup>Pak



## Tape &amp; Reel Information

D<sup>2</sup>Pak

International  
**I<sup>2</sup>R** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

**IR FAR EAST:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371