



PD - 91781

HEXFET® TRANSISTORS

**IRHQ6110
IRHQ63110**

**COMBINATION N AND P CHANNEL (2 EACH)
MEGA RAD HARD**

**100 Volt, 0.38Ω (N channel) MEGA RAD HARD HEXFET
and -100 Volt, 0.88Ω (P channel) RAD HARD HEXFET**

International Rectifier's MEGA RADHARD Technology HEXFETs demonstrate excellent threshold voltage stability and breakdown voltage stability at total radiation doses as high as 3×10^5 Rads (Si). Under identical pre and post irradiation test conditions, International Rectifier's LCC packaged RAD HARD HEXFETs retain identical electrical specifications up to 1×10^6 Rads(Si) total dose. No compensation in gate drive circuitry is required. In addition, these devices are capable of surviving transient ionization pulses as high as 1×10^{12} Rads (Si)/Sec, and return to the normal operation within a few microseconds. Single Event Effect (SEE) testing of International Rectifier RAD HARD HEXFETs has demonstrated immunity to SEE failure. Since the MEGA RAD process utilizes International Rectifier's patented technology, the user can expect the highest quality and reliability in the industry.

RAD HARD HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling, and temperature stability of the electrical parameters. They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits in space and weapons environments.

Product Summary

Part Number	BV _{DSS}	R _{DSS(on)}		I _D	
		N	P	N	P
IRHQ6110	± 100V	0.38Ω	0.88Ω	3.0A	-2.2A

Features:


- Radiation Hardened up to 3×10^5 Rads(Si)
- Single Event Burnout (SEB) Hardened
- Single event Gate Rupture (SEGR) Hardened
- Gamma Dot (Flash X-ray) Hardened
- Neutron Tolerant
- Identical Pre and Post Electrical Test Conditions
- Avalanche Energy Rating
- Simple Drive Requirements
- Ease of Paralleling
- Dynamic dv/dt Rating
- Hermetically Sealed
- For Automatic Insertion
- 2 N-Channel / 2 P-Channel Co-Packaged HEXFET's

Absolute Maximum Ratings

	Parameter	N-Channel	P-Channel	Units
I _D @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	3	-2.2	A
I _D @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	1.9	-1.4	
I _{DM}	Pulsed Drain Current ①	12	-8.8	
V _{GS}	Gate-to-Source Voltage	± 20		V
EAS	Single Pulse Avalanche Energy	60②	80⑤	mJ
dv/dt	Peak Diode Recovery dv/dt	4.3③	-8.8⑥	V/ns
T _J	Operating Junction	-55 to 150		°C
T _{TSG}	Storage Temperature Range			
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)		
	Weight	0.89 (typical)		g

Electrical Characteristics For Each N-Channel Chip @ $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	$\text{V}_{\text{GS}} = 0\text{ V}, \text{I}_D = 1.0\text{mA}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.122	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $\text{I}_D = 1.0\text{mA}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source On-State Resistance	—	—	0.38	Ω	$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 1.9\text{A}$ ^④
		—	—	0.39		$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 2.9\text{A}$ ^④
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	—	4.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 1.0\text{mA}$
g_{fs}	Forward Transconductance	1.1	—	—	S ($\text{S} (\text{G})$)	$\text{V}_{\text{DS}} \geq 15\text{V}, \text{I}_{\text{DS}} = 1.9\text{A}$ ^④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	$\text{V}_{\text{DS}} = 0.8 \times \text{Max Rating}, \text{V}_{\text{GS}} = 0\text{V}$
		—	—	250		$\text{V}_{\text{DS}} = 0.8 \times \text{Max Rating}$ $\text{V}_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$\text{V}_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	12	nC	$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 2.9\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	3.0		$\text{V}_{\text{DS}} = \text{Max Rating} \times 0.5$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	5.0		
$t_{\text{d(on)}}$	Turn-On Delay Time	—	—	25	ns	$\text{V}_{\text{DD}} = 50\text{V}, \text{I}_D = 2.9\text{A}, \text{RG} = 7.5\Omega$
t_r	Rise Time	—	—	25		
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	—	65		
t_f	Fall Time	—	—	45		
L_{D}	Internal Drain Inductance	—	4.0	—	nH	Measured from drain lead, 6mm (0.25 in) from package to center of die.
L_{S}	Internal Source Inductance	—	6.0	—		Measured from source lead, 6mm (0.25 in) from package to source bonding pad.
C_{iss}	Input Capacitance	—	270	—	pF	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 25\text{V}$
C_{oss}	Output Capacitance	—	110	—		$f = 1.0\text{MHz}$
Crss	Reverse Transfer Capacitance	—	23	—		

**Source-Drain Diode Ratings and Characteristics**

	Parameter	Min	Typ	Max	Units	Test Conditions
I_{S}	Continuous Source Current (Body Diode)	—	—	3.0	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I_{SM}	Pulse Source Current (Body Diode) ^①	—	—	12	A	
V_{SD}	Diode Forward Voltage	—	—	3.6	V	$T_J = 25^\circ\text{C}, \text{I}_{\text{S}} = 2.9\text{A}, \text{V}_{\text{GS}} = 0\text{V}$ ^④
t_{rr}	Reverse Recovery Time	—	—	350	ns	$T_J = 25^\circ\text{C}, \text{I}_{\text{F}} = 2.9\text{A}, \text{di/dt} \leq 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	—	—	800	nC	$\text{V}_{\text{DD}} \leq 50\text{V}$ ^④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $\text{L}_{\text{S}} + \text{L}_{\text{D}}$.				

Pre-Irradiation

IRHQ6110, IRHQ63110 Devices

Electrical Characteristics For Each P-Channel Chip @ $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	-100	—	—	V	$V_{GS} = 0\text{ V}$, $I_D = -1.0\text{mA}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	-0.167	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $I_D = -1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.88	Ω	$V_{GS} = -12\text{V}$, $I_D = -1.3\text{A}$ ④
		—	—	0.86		$V_{GS} = -12\text{V}$, $I_D = -2.0\text{A}$ ④
VGS(th)	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS} = V_{GS}$, $I_D = -1.0\text{mA}$
gfs	Forward Transconductance	1.1	—	—	S (V)	$V_{DS} \geq -15\text{V}$, $I_{DS} = -1.3\text{A}$ ④
IdSS	Zero Gate Voltage Drain Current	—	—	-25	μA	$V_{DS} = 0.8 \times \text{Max Rating}$, $V_{GS} = 0\text{V}$
		—	—	-250		$V_{DS} = 0.8 \times \text{Max Rating}$ $V_{GS} = 0\text{V}$, $T_J = 125^\circ\text{C}$
IGSS	Gate-to-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20\text{V}$
IGSS	Gate-to-Source Leakage Reverse	—	—	100		$V_{GS} = 20\text{V}$
Qg	Total Gate Charge	—	—	11	nC	$V_{GS} = -12\text{V}$, $I_D = -2.0\text{A}$
Qgs	Gate-to-Source Charge	—	—	3.0		$V_{DS} = \text{Max Rating} \times 0.5$
Qgd	Gate-to-Drain ('Miller') Charge	—	—	4.2	ns	$V_{DD} = -50\text{V}$, $I_D = -2.0\text{A}$, $R_G = 7.5\Omega$
td(on)	Turn-On Delay Time	—	—	25		
tr	Rise Time	—	—	25		
td(off)	Turn-Off Delay Time	—	—	65		
f	Fall Time	—	—	45		Measured from drain lead, 6mm (0.25 in) from package to center of die. Measured from source lead, 6mm (0.25 in) from package to source bonding pad.
L _D	Internal Drain Inductance	—	4.0	—		
L _S	Internal Source Inductance	—	6.0	—		
Ciss	Input Capacitance	—	220	—		
Coss	Output Capacitance	—	96	—	pF	$V_{GS} = 0\text{V}$, $V_{DS} = -25\text{V}$ $f = 1.0\text{MHz}$
Crss	Reverse Transfer Capacitance	—	22	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	-2.2	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	-8.8		
V _{SD}	Diode Forward Voltage	—	—	-3.6	V	$T_J = 25^\circ\text{C}$, $I_S = -2.0\text{A}$, $V_{GS} = 0\text{V}$ ④
t _{rr}	Reverse Recovery Time	—	—	350	ns	$T_J = 25^\circ\text{C}$, $I_F = -2.0\text{A}$, $dI/dt \leq -100\text{A}/\mu\text{s}$
QRR	Reverse Recovery Charge	—	—	325	nC	$V_{DD} \leq -50\text{V}$ ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Power Ratings

	Power Ratings Test	Single FET	Two FETs	All Four FETs with Equal Power	Units
P _D @ $T_C = 25^\circ\text{C}$	Max. Power Dissipation per FET	12	11	9	W
	Linear Derating Factor	0.096	0.09	0.08	$\text{W}/^\circ\text{C}$
R _{thJC}	Thermal Resistance Junction-to-case	10.4	10.9	11.8	$^\circ\text{C}/\text{W}$

IRHQ6110, IRHQ63110 Devices

Radiation Characteristics

Radiation Performance of N-Channel Rad Hard HEXFETs

International Rectifier Radiation Hardened HEXFETs are tested to verify their hardness capability. The hardness assurance program at International Rectifier comprises 3 radiation environments.

Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019 condition A. International Rectifier has imposed a standard gate condition of 12 volts per note 7 and a V_{DS} bias condition equal to 80% of the device rated voltage per note 8. Pre and Post-irradiation limits of the devices irradiated to 1×10^5 Rads (Si) are identical and presented in Table 1, column 1, IRHQ6110. Post-irradiation limits of the devices irradiated to 3×10^5 Rads (Si) are presented in Table 1, column 2, IRHQ63110. The values in Table 1 will be

met for either of the two low dose rate test circuits that are used. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. High dose rate testing may be done on a special request basis using a dose rate up to 1×10^{12} Rads (Si)/Sec(See Table 2).

International Rectifier radiation hardened HEXFETs are considered to be neutron-tolerant,as stated in MIL-PRF-19500 Group D.

International Rectifier radiation hardened HEXFETs have been characterized in heavy ion Single Event Effects (SEE) environments. Single Event Effects characterization is shown in Table 3.

Table 1. Low Dose Rate ^{⑦⑧}

	Parameter	IRHQ6110		IRHQ63110		Units	Test Conditions
		100K Rads (Si)	300K Rads (Si)	Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	100	—	V	$V_{GS} = 0V, I_D = 1.0mA$
$V_{GS(th)}$	Gate Threshold Voltage ^④	2.0	4.0	1.25	4.5		$V_{GS} = V_{DS}, I_D = 1.0mA$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	—	100	nA	$V_{GS} = 20V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100	—	-100		$V_{GS} = -20V$
I_{DSS}	Zero Gate Voltage Drain Current	—	25	—	25	μA	$V_{DS}=0.8 \times \text{Max Rating}, V_{GS}=0V$
$R_{DS(on)1}$	Static Drain-to-Source ^④ On-State Resistance One	—	0.38	—	0.38	Ω	$V_{GS} = 12V, I_D = 1.9A$
V_{SD}	Diode Forward Voltage ^④	—	3.6	—	3.6	V	$T_C = 25^\circ C, I_S = 2.9A, V_{GS} = 0V$

Table 2. High Dose Rate ^⑨

	Parameter	10^{11} Rads (Si)/sec		10^{12} Rads (Si)/sec		Units	Test Conditions		
		Min	Typ	Max	Min	Typ	Max		
V_{DSS}	Drain-to-Source Voltage	—	—	80	—	—	80	V	Applied drain-to-source voltage during gamma-dot
I_{PP}		—	25	—	—	25	—	A	Peak radiation induced photo-current
di/dt		—	—	800	—	—	160	$A/\mu sec$	Rate of rise of photo-current
L_1		0.1	—	—	0.5	—	—	μH	Circuit inductance required to limit di/dt

Table 3. Single Event Effects

Ion	LET (Si) (MeV/mg/cm ²)	Fluence (ions/cm ²)	Range (μm)	V_{DS} Bias (V)	V_{GS} Bias (V)
Cu	28	3×10^5	~43	100	-5

Radiation Characteristics

IRHQ6110, IRHQ63110 Devices

Radiation Performance of P-Channel Rad Hard HEXFETs

International Rectifier Radiation Hardened HEXFETs are tested to verify their hardness capability. The hardness assurance program at International Rectifier comprises 3 radiation environments.

Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019 condition A. International Rectifier has imposed a standard gate condition of -12 volts per note 7 and a V_{DS} bias condition equal to 80% of the device rated voltage per note 8. Pre and Post-irradiation limits of the devices irradiated to 1×10^5 Rads (Si) are identical and presented in Table 4, column 1, IRHQ6110. Post-irradiation limits of the devices irradiated to 3×10^5 Rads (Si) are presented in Table 4, column 2, IRHQ63110. The values in Table 4 will be met for either of the two low dose rate test circuits

that are used. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. High dose rate testing may be done on a special request basis using a dose rate up to 1×10^{12} Rads (Si)/Sec(See Table 5).

International Rectifier radiation hardened HEXFETs are considered to be neutron-tolerant,as stated in MIL-PRF-19500 Group D. It should be noted that at a radiation level of 3×10^5 K Rads(Si) the only parametric limit change is $V_{GS(th)}$ Maximum.

International Rectifier radiation hardened HEXFETs have been characterized in heavy ion Single Event Effects (SEE) environments. Single Event Effects characterization is shown in Table 6.

Table 4. Low Dose Rate ⑦⑧

	Parameter	IRHQ6110		IRHQ63110		Units	Test Conditions ⑩
		100K Rads (Si)	300K Rads (Si)	Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	-100	—	-100	—	V	$V_{GS} = 0V, I_D = -1.0mA$
$V_{GS(th)}$	Gate Threshold Voltage ④	-2.0	-4.0	-2.0	-5.0		$V_{GS} = V_{DS}, I_D = -1.0mA$
I_{GSS}	Gate-to-Source Leakage Forward	—	-100	—	-100	nA	$V_{GS} = -20V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	100	—	100		$V_{GS} = 20V$
I_{DSS}	Zero Gate Voltage Drain Current	—	-25	—	-25	μA	$V_{DS}=0.8 \times \text{Max Rating}, V_{GS}=0V$
$R_{DS(on)1}$	Static Drain-to-Source ④ On-State Resistance One	—	0.88	—	0.88	Ω	$V_{GS} = 12V, I_D = -1.3A$
V_{SD}	Diode Forward Voltage ④	—	-3.6	—	-3.6	V	$T_C = 25^\circ C, I_S = -2.0A, V_{GS} = 0V$

Table 5. High Dose Rate ⑨

	Parameter	10 ¹¹ Rads (Si)/sec			10 ¹² Rads (Si)/sec			Units	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
V_{DSS}	Drain-to-Source Voltage	—	—	-80	—	—	-80	V	Applied drain-to-source voltage during gamma-dot
I_{PP}		—	-25	—	—	-25	—	A	Peak radiation induced photo-current
di/dt		—	—	-800	—	—	-160	$A/\mu sec$	Rate of rise of photo-current
L_1		0.1	—	—	0.5	—	—	μH	Circuit inductance required to limit di/dt





Table 6. Single Event Effects

Ion	LET (Si) (MeV/mg/cm ²)	Fluence (ions/cm ²)	Range (μm)	V_{DS} Bias (V)	V_{GS} Bias (V)
Cu	28	3×10^5	~43	-100	5

IRHQ6110, IRHQ63110 Devices

Pre-Irradiation

N-Channel Q2, Q4



Pre-Irradiation

IRHQ6110, IRHQ63110 Devices

**N-Channel
Q2, Q4**




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area

IRHQ6110, IRHQ63110 Devices

Pre-Irradiation

N-Channel Q2, Q4




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms

IRHQ6110, IRHQ63110 Devices

N-Channel Q2, Q4




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

IRHQ6110, IRHQ63110 Devices

Pre-Irradiation

P-Channel Q1, Q3




Fig 14. Typical Output Characteristics




Fig 15. Typical Output Characteristics




Fig 16. Typical Transfer Characteristics




Fig 17. Normalized On-Resistance
Vs. Temperature

Pre-Irradiation

IRHQ6110, IRHQ63110 Devices

P-Channel Q1, Q3




Fig 18. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 19. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 20. Typical Source-Drain Diode
Forward Voltage




Fig 21. Maximum Safe Operating
Area

IRHQ6110, IRHQ63110 Devices

Pre-Irradiation

P-Channel Q1, Q3




Fig 22. Maximum Drain Current Vs.
Case Temperature




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation




Fig 25a. Unclamped Inductive Test Circuit




Fig 25b. Unclamped Inductive Waveforms

IRHQ6110, IRHQ63110 Devices

P-Channel Q1, Q3




Fig 25c. Maximum Avalanche Energy Vs. Drain Current




Fig 26a. Basic Gate Charge Waveform




Fig 26b. Gate Charge Test Circuit

IRHQ6110, IRHQ63110 Devices



Pre-Irradiation

Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.
- ② Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 50\text{V}$
 $EAS = [0.5 * L * (I_L^2)]$
Peak $I_L = 2.9\text{A}$, $25 \leq RG \leq 200\Omega$
- ③ $I_{SD} \leq 2.9\text{A}$, $di/dt \leq 31\text{A}/\mu\text{s}$,
 $V_{DD} \leq BV_{DSS}$, $T_J \leq 150^\circ\text{C}$
Suggested $RG = 7.5\Omega$
- ④ Pulse width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2\%$
- ⑤ Starting $T_J = 25^\circ\text{C}$, $V_{DD} = -50\text{V}$
 $EAS = [0.5 * L * (I_L^2)]$
Peak $I_L = -2.0\text{A}$, $25 \leq RG \leq 200\Omega$
- ⑥ $I_{SD} \leq -2.0\text{A}$, $di/dt \leq -23\text{A}/\mu\text{s}$,
 $V_{DD} \leq BV_{DSS}$, $T_J \leq 150^\circ\text{C}$
Suggested $RG = 7.5\Omega$

- ⑦ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.
- ⑧ **Total Dose Irradiation with V_{DS} Bias.**
 $V_{DS} = 0.8$ rated BV_{DSS} (pre-irradiation) applied and $V_{GS} = 0$ during irradiation per MIL-STD -750, method 1019, condition A.
- ⑨ This test is performed using a flash x-ray source operated in the e-beam mode (energy ~ 2.5 MeV), 30 nsec pulse.
- ⑩ All Pre-Irradiation and Post-Irradiation test conditions are **identical** to facilitate direct comparison for circuit applications.

Case Outline and Dimensions — 28 Pin - LCC



International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 73200

IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 838 4630

IR TAIWAN: 16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936

<http://www.irf.com/> Data and specifications subject to change without notice. 10/98