

## REPETITIVE AVALANCHE AND $dv/dt$ RATED HEXFET® TRANSISTOR

**IRHNA7460SE**

N-CHANNEL  
**SINGLE EVENT EFFECT (SEE) RAD HARD**

### 500Volt, 0.32 $\Omega$ , (SEE) RAD HARD HEXFET

International Rectifier's (SEE) RAD HARD technology HEXFETs demonstrate immunity to SEE failure. These devices are also capable of surviving transient ionization pulses as high as  $1 \times 10^{12}$  Rads (Si)/Sec, and return to normal operation within a few microseconds. Since the SEE process utilizes International Rectifier's patented HEXFET technology, the user can expect the highest quality and reliability in the industry.

RAD HARD HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits in space and weapons environments.

### Product Summary

Part Number	BVDSS	RDS(on)	ID
IRHNA7460SE	500V	0.32 $\Omega$	20A

### Features:

- Radiation Hardened up to  $1 \times 10^5$  Rads (Si)
- Single Event Burnout (SEB) Hardened
- Single Event Gate Rupture (SEGR) Hardened
- Gamma Dot (Flash X-Ray) Hardened
- Neutron Tolerant
- Identical Pre- and Post-Electrical Test Conditions
- Repetitive Avalanche Rating
- Dynamic  $dv/dt$  Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Light Weight

## Absolute Maximum Ratings


Pre-Irradiation

	Parameter	IRHNA7460SE	Units
ID @ VGS = 12V, TC = 25°C	Continuous Drain Current	20	A
ID @ VGS = 12V, TC = 100°C	Continuous Drain Current	12	
IDM	Pulsed Drain Current ①	80	
PD @ TC = 25°C	Max. Power Dissipation	300	W
	Linear Derating Factor	2.4	W/K ⑤
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	500	mJ
IAR	Avalanche Current ①	20	A
EAR	Repetitive Avalanche Energy ①	30	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.8	V/ns
TJ	Operating Junction	-55 to 150	°C
TSTG	Storage Temperature Range		
	Package Mounting Surface Temperature	300 (for 5 sec.)	
	Weight	3.3 (typical)	g

**Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)**

	Parameter	Min	Typ	Max	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	500	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Temperature Coefficient of Breakdown Voltage	—	0.66	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	—	—	0.32	Ω	V <sub>GS</sub> = 12V, I <sub>D</sub> = 12A ④
		—	—	0.36		V <sub>GS</sub> = 12V, I <sub>D</sub> = 20A
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.5	—	4.5	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0mA
g <sub>fs</sub>	Forward Transconductance	6.0	—	—	S (r <sub>g</sub> )	V <sub>DS</sub> > 15V, I <sub>DS</sub> = 12A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	50	μA	V <sub>DS</sub> = 0.8 x Max Rating, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 0.8 x Max Rating V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	—	-100		V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	220	nC	V <sub>GS</sub> = 12V, I <sub>D</sub> = 20A V <sub>DS</sub> = Max Rating x 0.5
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	50		
Q <sub>gd</sub>	Gate-to-Drain ('Miller') Charge	—	—	110		
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	35	ns	V <sub>DD</sub> = 250V, I <sub>D</sub> = 20A, R <sub>G</sub> = 2.35Ω
t <sub>r</sub>	Rise Time	—	—	100		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	100		
t <sub>f</sub>	Fall Time	—	—	100		
L <sub>D</sub>	Internal Drain Inductance	—	0.8	—	nH	Measured from drain lead, 6mm (0.25 in) from package to center of die.
L <sub>S</sub>	Internal Source Inductance	—	2.8	—		Measured from source lead, 6mm (0.25 in) from package to source bonding pad.
C <sub>iss</sub>	Input Capacitance	—	3500	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	730	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	260	—		

**Source-Drain Diode Ratings and Characteristics**

	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	20	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier. 
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	80		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.8	V	T <sub>j</sub> = 25°C, I <sub>S</sub> = 20A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	—	800	ns	T <sub>j</sub> = 25°C, I <sub>F</sub> = 20A, di/dt ≤ 100A/μs V <sub>DD</sub> ≤ 50V ④
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	16	μC	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

**Thermal Resistance**

	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	0.42	K/W ⑤	soldered to a 2" square copper-clad board
R <sub>thJ-PCB</sub>	Junction-to-PC board	—	1.6	—		

## Radiation Performance of Rad Hard HEXFETs

International Rectifier Radiation Hardened HEXFETs are tested to verify their hardness capability. The hardness assurance program at International Rectifier comprises three radiation environments.

Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019 condition A. International Rectifier has imposed a standard gate condition of 12 volts per note 6 and a  $V_{DS}$  bias condition equal to 80% of the device rated voltage per note 7. Post-irradiation limits of the devices irradiated to  $1 \times 10^5$  Rads (Si) are presented in Table 1, column 1, IRHNA7460SE. The values in Table 1 will be met for either of the two low

dose rate test circuits that are used. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. It should be noted that at a radiation level of  $1 \times 10^5$  Rads (Si) the only parametric limit change is  $V_{GSTH}$  minimum.

High dose rate testing may be done on a special request basis using a dose rate up to  $1 \times 10^{12}$  Rads (Si)/Sec (See Table 2).

International Rectifier radiation hardened HEXFETs have been characterized in heavy ion Single Event Effects (SEE) environments. Single Event Effects characterization is shown in Table 3.

Table 1. Low Dose Rate ⑥ ⑦





Table 1. Low Dose Rate ⑥ ⑦		IRHNA7460SE		Units	Test Conditions ⑨
	Parameter	100K Rads (Si)			
		Min	Max		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	500	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
V <sub>GS(th)</sub>	Gate Threshold Voltage ④	2.0	4.5		V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 1.0mA
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	-100		V <sub>GS</sub> = -20V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	50	μA	V <sub>DS</sub> =0.8 x Max Rating, V <sub>GS</sub> =0V
R <sub>DS(on)1</sub>	Static Drain-to-Source ④ On-State Resistance One	—	0.32	Ω	V <sub>GS</sub> = 12V, I <sub>D</sub> = 12A
V <sub>SD</sub>	Diode Forward Voltage ④	—	1.8	V	T <sub>C</sub> = 25°C, I <sub>S</sub> =20A, V <sub>GS</sub> = 0V

Table 2. High Dose Rate ⑧

	Parameter	10 <sup>11</sup> Rads (Si)/sec			10 <sup>12</sup> Rads (Si)/sec			Units	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
$V_{DSS}$	Drain-to-Source Voltage	—	—	400	—	—	400	V	Applied drain-to-source voltage during gamma-dot
$I_{PP}$		—	7.0	—	—	7.0	—	A	Peak radiation induced photo-current
di/dt		—	16	—	—	2.3	—	A/ $\mu$ sec	Rate of rise of photo-current
L1		—	27	—	—	133	—	$\mu H$	Circuit inductance required to limit di/dt

Table 3. Single Event Effects

Ion	LET (Si) (MeV/mg/cm <sup>2</sup> )	Fluence (ions/cm <sup>2</sup> )	Range ( $\mu m$ )	$V_{DS}$ Bias (V)	$V_{GS}$ Bias (V)
Cu	28	$3 \times 10^5$	~43	375	-5






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage







Fig 8. Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.  
Refer to current HEXFET reliability report.
- ② @  $V_{DD} = 50V$ , starting  $T_J = 25^\circ C$ ,  
 $EAS = [0.5 * L * (I_L^2)]$   
Peak  $I_L = 20A$ ,  $V_{GS} = 12V$ ,  $25 \leq R_G \leq 200\Omega$
- ③  $ISD \leq 20A$ ,  $di/dt \leq 120A/\mu s$ ,  
 $V_{DD} \leq BV_{DSS}$ ,  $T_J \leq 150^\circ C$   
Suggested  $R_G = 2.35\Omega$
- ④ Pulse width  $\leq 300 \mu s$ ; Duty Cycle  $\leq 2\%$
- ⑤  $K/W = ^\circ C/W$   
 $W/K = W/^\circ C$
- ⑥ **Total Dose Irradiation with  $V_{GS}$  Bias.**  
12 volt  $V_{GS}$  applied and  $V_{DS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A.
- ⑦ **Total Dose Irradiation with  $V_{DS}$  Bias.**  
 $V_{DS} = 0.8$  rated  $BV_{DSS}$  (pre-irradiation) applied and  $V_{GS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A.
- ⑧ This test is performed using a flash x-ray source operated in the e-beam mode (energy  $\sim 2.5$  MeV), 30 nsec pulse.
- ⑨ All Pre-Irradiation and Post-Irradiation test conditions are **identical** to facilitate direct comparison for circuit applications.

## Case Outline and Dimensions — SMD-2



### NOTES:

- 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- ④ DIMENSION INCLUDES METALLIZATION FLASH.
- ⑤ DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

### LEAD ASSIGNMENTS

- 1 = DRAIN
- 2 = GATE
- 3 = SOURCE

SMD-2

International  
**IOR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

**IR FAR EAST:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/>

Data and specifications subject to change without notice.

7/98