



PD - 93816A


## RADIATION HARDENED POWER MOSFET SURFACE MOUNT (SMD-2)

**IRHNA57264SE**  
**250V, N-CHANNEL**  
**R5 TECHNOLOGY**

### Product Summary

Part Number	Radiation Level	R <sub>D5(on)</sub>	I <sub>D</sub>
IRHNA57264SE	100K Rads (Si)	0.06Ω	49A

International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm<sup>2</sup>)). The combination of low R<sub>D5(on)</sub> and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.



### Features:

- Single Event Effect (SEE) Hardened
- Ultra Low R<sub>D5(on)</sub>
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Ceramic Package
- Light Weight

### Absolute Maximum Ratings

### Pre-Irradiation

	Parameter		Units
I <sub>D</sub> @ V <sub>GS</sub> = 12V, T <sub>C</sub> = 25°C	Continuous Drain Current	49	A
I <sub>D</sub> @ V <sub>GS</sub> = 12V, T <sub>C</sub> = 100°C	Continuous Drain Current	31	
I <sub>DM</sub>	Pulsed Drain Current ①	196	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Max. Power Dissipation	300	W
	Linear Derating Factor	2.4	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	222	mJ
I <sub>AR</sub>	Avalanche Current ①	49	A
E <sub>AR</sub>	Repetitive Avalanche Energy ①	30	mJ
dV/dt	Peak Diode Recovery dV/dt ③	5.0	V/ns
T <sub>J</sub>	Operating Junction	-55 to 150	°C
T <sub>STG</sub>	Storage Temperature Range		
	Pkg. Mounting Surface Temp.	300 (for 5s)	
	Weight	3.3 (Typical)	g

For footnotes refer to the last page

**Electrical Characteristics @  $T_j = 25^\circ\text{C}$  (Unless Otherwise Specified)**

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	250	—	—	V	$V_{GS} = 0V, I_D = 1.0mA$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.28	—	$^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1.0mA$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.06	$\Omega$	$V_{GS} = 12V, I_D = 31A$ ④
VGS(th)	Gate Threshold Voltage	2.5	—	4.5	V	$V_{DS} = V_{GS}, I_D = 1.0mA$
gfs	Forward Transconductance	27	—	—	S ( $\text{mS}$ )	$V_{DS} > 15V, I_{DS} = 31A$ ④
IDSS	Zero Gate Voltage Drain Current	—	—	10	$\mu\text{A}$	$V_{DS} = 200V, V_{GS}=0V$
		—	—	25		$V_{DS} = 200V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
IGSS	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20V$
IGSS	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20V$
Qg	Total Gate Charge	—	—	165	nC	$V_{GS} = 12V, I_D = 49A$
Qgs	Gate-to-Source Charge	—	—	45		$V_{DS} = 125V$
Qgd	Gate-to-Drain ('Miller') Charge	—	—	75		
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	35	ns	$V_{DD} = 125V, I_D = 49A, R_G = 2.35\Omega$
t <sub>r</sub>	Rise Time	—	—	125		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	80		
t <sub>f</sub>	Fall Time	—	—	65		
L <sub>S</sub> + L <sub>D</sub>	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
C <sub>iss</sub>	Input Capacitance	—	5045	—	pF	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1.0\text{MHz}$
C <sub>oss</sub>	Output Capacitance	—	781	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	70	—		

**Source-Drain Diode Ratings and Characteristics**

	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	49	A	$T_j = 25^\circ\text{C}, I_S = 49A, V_{GS} = 0V$ ④
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	196		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.2	V	
t <sub>rr</sub>	Reverse Recovery Time	—	—	560	nS	$T_j = 25^\circ\text{C}, I_F = 49A, di/dt \geq 100A/\mu\text{s}$
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	8.6	$\mu\text{C}$	$V_{DD} \leq 25V$ ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

**Thermal Resistance**

	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	0.42	$^\circ\text{C/W}$	
R <sub>thJ-PCB</sub>	Junction-to-PC board	—	1.6	—		soldered to a 2" square copper-clad board

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

## Radiation Characteristics

IRHNA57264SE

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.


**Table 1. Electrical Characteristics @  $T_j = 25^\circ\text{C}$ , Post Total Dose Irradiation <sup>⑤⑥</sup>**

	Parameter	100K Rads (Si)		Units	Test Conditions <sup>⑧</sup>
		Min	Max		
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	250	—	V	$V_{GS} = 0\text{V}$ , $I_D = 1.0\text{mA}$
$V_{GS(th)}$	Gate Threshold Voltage <sup>④</sup>	2.0	4.5		$V_{GS} = V_{DS}$ , $I_D = 1.0\text{mA}$
$I_{GSS}$	Gate-to-Source Leakage Forward	—	100	nA	$V_{GS} = 20\text{V}$
$I_{GSS}$	Gate-to-Source Leakage Reverse	—	-100		$V_{GS} = -20\text{V}$
$I_{DSS}$	Zero Gate Voltage Drain Current	—	10	$\mu\text{A}$	$V_{DS}=160\text{V}$ , $V_{GS}=0\text{V}$
$R_{DS(on)}$	Static Drain-to-Source <sup>④</sup> On-State Resistance (TO-3)	—	0.061	$\Omega$	$V_{GS} = 12\text{V}$ , $I_D = 31\text{A}$
$R_{DS(on)}$	Static Drain-to-Source <sup>④</sup> On-State Resistance (SMD-2)	—	0.060	$\Omega$	$V_{GS} = 12\text{V}$ , $I_D = 31\text{A}$
$V_{SD}$	Diode Forward Voltage <sup>④</sup>	—	1.2	V	$V_{GS} = 0\text{V}$ , $I_D = 49\text{A}$

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.





**Table 2. Single Event Effect Safe Operating Area**

Ion	LET MeV/(mg/cm <sup>2</sup> )	Energy (MeV)	Range ( $\mu\text{m}$ )	$V_{DS}$ (V)				
				@ $V_{GS}=0\text{V}$	@ $V_{GS}=-5\text{V}$	@ $V_{GS}=-10\text{V}$	@ $V_{GS}=-15\text{V}$	@ $V_{GS}=-20\text{V}$
Br	36.7	309	39.5	250	250	250	250	250
I	59.8	341	32.5	250	250	250	250	240
Au	82.3	350	28.4	250	250	225	175	50




**Fig a. Single Event Effect, Safe Operating Area**

For footnotes refer to the last page


**IRHNA57264SE****Pre-Irradiation****Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance Vs. Temperature

## Pre-Irradiation


**IRHNA57264SE**




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area

## IRHNA57264SE


## Pre-Irradiation




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

## Pre-Irradiation


IRHNA57264SE




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

**Footnotes:**

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V<sub>DD</sub> = 50V, starting T<sub>J</sub> = 25°C, L = 0.19 mH Peak I<sub>L</sub> = 49A, V<sub>GS</sub> = 12V
- ③ I<sub>SD</sub> ≤ 49A, di/dt ≤ 274A/μs, V<sub>DD</sub> ≤ 250V, T<sub>J</sub> ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ **Total Dose Irradiation with V<sub>GS</sub> Bias.**  
12 volt V<sub>GS</sub> applied and V<sub>DS</sub> = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V<sub>DS</sub> Bias.**  
200 volt V<sub>DS</sub> applied and V<sub>GS</sub> = 0 during irradiation per MIL-STD-750, method 1019, condition A.

**Case Outline and Dimensions — SMD-2**

## NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
4. DIMENSION INCLUDES METALLIZATION FLASH.
5. DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1 = DRAIN  
2 = GATE  
3 = SOURCE

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
**IR EUROPEAN REGIONAL CENTER:** 439/445 Godstone Rd, Whyteleafe, Surrey CR3 OBL, UK Tel: ++ 44 (0)20 8645 8000

**IR CANADA:** 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 (0) 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 011 451 0111

**IR JAPAN:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo 171 Tel: 81 (0)3 3983 0086

**IR SOUTHEAST ASIA:** 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 (0)838 4630

**IR TAIWAN:** 16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673 Tel: 886-(0)2 2377 9936

*Data and specifications subject to change without notice. 3/00*