



PD - 93856


RADIATION HARDENED POWER MOSFET SURFACE MOUNT (SMD-2)

IRHNA57163SE
130V, N-CHANNEL
R5 TECHNOLOGY

Product Summary

Part Number	Radiation Level	R _{D5(on)}	I _D
IRHNA57163SE	100K Rads (Si)	0.0135Ω	75A*

International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low R_{D5(on)} and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.



Features:

- Single Event Effect (SEE) Hardened
- Ultra Low R_{D5(on)}
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Ceramic Package
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter	Units
I _D @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	75*
I _D @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	62
I _{DM}	Pulsed Drain Current ①	300
P _D @ T _C = 25°C	Max. Power Dissipation	300
	Linear Derating Factor	2.4
V _{GS}	Gate-to-Source Voltage	±20
EAS	Single Pulse Avalanche Energy ②	280
I _{AR}	Avalanche Current ①	75
E _{AR}	Repetitive Avalanche Energy ①	30
dV/dt	Peak Diode Recovery dV/dt ③	5.5
T _J	Operating Junction	-55 to 150
T _{TSG}	Storage Temperature Range	°C
	Pkg. Mounting Surface Temp.	
	Weight	3.3 (Typical)
		g

* Current is limited by internal wire diameter

For footnotes refer to the last page

Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	130	—	—	V	$V_{GS} = 0\text{V}, I_D = 1.0\text{mA}$
$\Delta V_{DSS}/\Delta T_j$	Temp.Coefficient of Breakdown Voltage	—	0.17	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.0137	Ω	$V_{GS} = 12\text{V}, I_D = 75\text{A}$
		—	—	0.0135		$V_{GS} = 12\text{V}, I_D = 62\text{A}$ ④
		—	—	0.0135		$V_{GS} = 12\text{V}, I_D = 45\text{A}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 1.0\text{mA}$
g_{fs}	Forward Transconductance	39	—	—	S (mS)	$V_{DS} > 15\text{V}, I_{DS} = 62\text{A}$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	10	μA	$V_{DS} = 104\text{V}, V_{GS}=0\text{V}$
		—	—	25		$V_{DS} = 104\text{V}, V_{GS} = 0\text{V}, T_j = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20\text{V}$
Q_g	Total Gate Charge	—	—	160	nC	$V_{GS} = 12\text{V}, I_D = 75\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	55		$V_{DS} = 65\text{V}$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	75	ns	$V_{DD} = 65\text{V}, I_D = 75\text{A}, R_G = 2.35\Omega$
$t_{d(on)}$	Turn-On Delay Time	—	—	35		
t_r	Rise Time	—	—	125		
$t_{d(off)}$	Turn-Off Delay Time	—	—	80		
t_f	Fall Time	—	—	50	nH	Measured from the center of drain pad to center of source pad
$L_S + L_D$	Total Inductance	—	4.0	—		
C_{iss}	Input Capacitance	—	5020	—	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	1490	—		
C_{rss}	Reverse Transfer Capacitance	—	116	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	75*	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	300		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_j = 25^\circ\text{C}, I_S = 75\text{A}, V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	—	300	ns	$T_j = 25^\circ\text{C}, I_F = 75\text{A}, dI/dt \geq 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	—	—	4.1	μC	$V_{DD} \leq 25\text{V}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

* Current is limited by internal wire diameter

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R_{thJC}	Junction-to-Case	—	—	0.42	$^\circ\text{C}/\text{W}$	soldered to a 2" square copper-clad board
$R_{thJ-PCB}$	Junction-to-PC board	—	1.6	—		

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

Radiation Characteristics

IRHNA57163SE

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ^{⑤⑥}

	Parameter	100K Rads (Si)		Units	Test Conditions ^⑧
		Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	130	—	V	$V_{GS} = 0\text{V}$, $I_D = 1.0\text{mA}$
$V_{GS(\text{th})}$	Gate Threshold Voltage ^④	2.0	4.5	V	$V_{GS} = V_{DS}$, $I_D = 1.0\text{mA}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	nA	$V_{GS} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100		$V_{GS} = -20\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	10	μA	$V_{DS} = 104\text{V}$, $V_{GS} = 0\text{V}$
$R_{DS(\text{on})}$	Static Drain-to-Source ^④ On-State Resistance (TO-3)	—	0.014	Ω	$V_{GS} = 12\text{V}$, $I_D = 45\text{A}$
$R_{DS(\text{on})}$	Static Drain-to-Source ^④ On-State Resistance (SMD-2)	—	0.0135	Ω	$V_{GS} = 12\text{V}$, $I_D = 45\text{A}$
V_{SD}	Diode Forward Voltage ^④	—	1.2	V	$V_{GS} = 0\text{V}$, $I_D = 75\text{A}$

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

Ion	LET MeV/(mg/cm ²)	Energy (MeV)	Range (μm)	V_{DS} (V)				
				@ $V_{GS}=0\text{V}$	@ $V_{GS}=-5\text{V}$	@ $V_{GS}=-10\text{V}$	@ $V_{GS}=-15\text{V}$	@ $V_{GS}=-20\text{V}$
Br	36.7	309	39.5	130	130	130	130	130
I	59.8	341	32.5	130	130	130	100	50
Au	82.3	350	28.4	130	120	30		




Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHNA57163SE

Pre-Irradiation




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

Pre-Irradiation

IRHNA57163SE




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area

IRHNA57163SE

Pre-Irradiation




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation

IRHNA57163SE




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} = 50V, starting T_J = 25°C, L = 0.10 mH Peak I_L = 75A, V_{GS} = 12V
- ③ I_{SD} ≤ 75A, di/dt ≤ 280A/μs, V_{DD} ≤ 130V, T_J ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
104 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — SMD-2

NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
4. DIMENSION INCLUDES METALLIZATION FLASH.
5. DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1 = DRAIN
2 = GATE
3 = SOURCE

International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252 7105

IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR JAPAN: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 838 4630

IR TAIWAN: 16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936

Data and specifications subject to change without notice.

2/2000