


INTERNATIONAL RECTIFIER



REPETITIVE AVALANCHE RATED AND dv/dt RATED

HEXFET® TRANSISTOR

IRFV360



N-CHANNEL

400 Volt, 0.20 Ohm HEXFET

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies and virtually any application where military and/or high reliability is required.


Product Summary

Part Number	BV _{DSS}	R _{D(on)}	I _D
IRFV360	400V	0.20Ω	25A


FEATURES:

- Repetitive Avalanche Rating
- Dynamic dv/dt Rating
- Isolated and Hermetically Sealed
- Alternative to TO-3 Package
- Simple Drive Requirements
- Ease of Paralleling
- Ceramic Eyelets

CASE STYLE AND DIMENSIONS



BERYLLOX WARNING PER MIL-S-19500
SEE PAGE I-462.



*For optional leadforms see page I-462, fig. 15

Conforms to JEDEC Outline TO-258AA*
Dimensions in Millimeters and (Inches)

- LEGEND
- 1 DRAIN
 - 2 SOURCE
 - 3 GATE

Absolute Maximum Ratings

Parameter	IRFV360	Units
$I_D @ V_{GS} = 10V, T_C = 25^\circ C$ Continuous Drain Current	25	
$I_D @ V_{GS} = 10V, T_C = 100^\circ C$ Continuous Drain Current	16	A
I_{DM} Pulsed Drain Current ①	100	
$P_D @ T_C = 25^\circ C$ Max. Power Dissipation	300	W
Linear Derating Factor	2.4	W/K ⑤
V_{GS} Gate-to-Source Voltage	± 20	V
E_{AS} Single Pulse Avalanche Energy ②	980	mJ
I_{AR} Avalanche Current ①	25	A
E_{AR} Repetitive Avalanche Energy ①	30	mJ
dv/dt Peak Diode Recovery dv/dt ③	4.0	V/ns
T_J Operating Junction Temperature Range	-55 to 150	
T_{STC} Storage Temperature Range	300 (0.063 in. (1.6 mm) from case for 10s)	°C
Lead Temperature		
Weight	10.9 (typical)	g

Electrical Characteristics @ $T_J = 25^\circ C$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain-to-Source Breakdown Voltage	400	—	—	V	$V_{GS} = 0V, I_D = 1.0\text{ mA}$
$\Delta BV_{DSS}/\Delta T_J$ Temperature Coefficient of Breakdown Voltage	—	0.46	—	V/°C	Reference to $25^\circ C, I_D = 1.0\text{ mA}$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance	—	—	0.20	Ω	$V_{GS} = 10V, I_D = 16A$ ④
	—	—	0.23		$V_{GS} = 10V, I_D = 25A$
$V_{GS(th)}$ Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu A$
g_{FS} Forward Transconductance	14	—	—	S (d)	$V_{DS} \geq 15V, I_{DS} = 16A$ ④
$I_{DS(on)}$ Zero Gate Voltage Drain Current	—	—	25	μA	$V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0V$
	—	—	250		$V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0V, T_J = 125^\circ C$
I_{GSS} Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20V$
I_{GSS} Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20V$
Q_g Total Gate Charge	—	—	210	nC	$V_{GS} = 10V, I_D = 25A$
Q_{gs} Gate-to-Source Charge	—	—	28		$V_{DS} = 0.5 \times \text{Max. Rating}$
Q_{gd} Gate-to-Drain ("Miller") Charge	—	—	120		See Fig. 6 and 14
$t_{d(on)}$ Turn-On Delay Time	—	—	33		
t_r Rise Time	—	—	140	ns	
$t_{d(off)}$ Turn-Off Delay Time	—	—	120		See Fig. 11
t_f Fall Time	—	—	99		
L_D Internal Drain Inductance	—	8.7	—	nH	Measured from the drain lead, 6 mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	—	8.7	—		Measured from the source lead, 6 mm (0.25 in.) from package to source bonding pad.
C_{iss} Input Capacitance	—	4200	—	pF	$V_{GS} = 0V, V_{DS} = 25V$
C_{oss} Output Capacitance	—	900	—		$f = 1.0\text{ MHz}$
C_{rss} Reverse Transfer Capacitance	—	400	—		See Fig. 5
C_{DC} Drain-to-Case Capacitance	—	12	—		$f = 1.0\text{ MHz}$



Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S Continuous Source Current (Body Diode)	—	—	25	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I' _{SM} Pulsed Source Current (Body Diode) ①	—	—	100		
V _{SD} Diode Forward Voltage	—	—	1.8	V	T _J = 25°C, I _S = 25A, V _{GS} = 0V ④
t _{rr} Reverse Recovery Time	—	—	1000	nS	T _J = 25°C, I _F = 25A, dI/dt ≤ 100 A/μs ④
Q _{RR} Reverse Recovery Charge	—	—	16	μC	V _{DD} ≤ 50V
t _{on} Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

Parameter	Min.	Typ.	Max.	Units	Test Conditions
R _{thJC} Junction-to-Case	—	—	0.42	K/W ⑤	
R _{thCS} Case-to-Sink	—	0.21	—		Mounting surface flat, smooth, and greased
R _{thJA} Junction-to-Ambient	—	—	30		Typical socket mount

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 9). Refer to current HEXFET reliability report.

② @ V_{DD} = 50V, Starting T_J = 25°C, L ≥ 2.7 mH, R_G = 25Ω, Peak I_L = 25A

③ I_{SD} ≤ 25A, dI/dt ≤ 170 A/μs, V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 2.35Ω

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

⑤ K/W = °C/W
W/K = W/°C




Fig. 1 — Typical Output Characteristics, $T_c = 25^\circ\text{C}$ Fig. 2 — Typical Output Characteristics, $T_c = 150^\circ\text{C}$ 

Fig. 3 — Typical Transfer Characteristics




Fig. 4 — Normalized On-Resistance Vs. Temperature




Fig. 5 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 6 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Maximum Safe Operating Area




Fig. 9 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 10 — Maximum Drain Current Vs. Case Temperature




Fig. 11a — Switching Time Test Circuit




Fig. 11b — Switching Time Waveforms




Fig. 12a — Unclamped Inductive Test Circuit




Fig. 12b — Unclamped Inductive Waveforms






Fig. 12c — Maximum Avalanche Energy Vs. Starting Junction Temperature

Fig. 13 — Peak Diode Recovery dv/dt Test Circuit




Fig. 14a — Basic Gate Charge Waveform




Fig. 14b — Gate Charge Test Circuit




Fig. 15 — Optional Leadforms for Outline TO-258

BERYLLOID WARNING PER MIL-S-19500

Packages containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllium.