


INTERNATIONAL RECTIFIER



## REPETITIVE AVALANCHE RATED AND dv/dt RATED

## HEXFET® TRANSISTOR

IRFMG50



N-CHANNEL

## 1000 Volt, 2.0 Ohm HEXFET

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies and virtually any application where military and/or high reliability is required.


## Product Summary

Part Number	$BV_{DSS}$	$R_{DS(on)}$	$I_D$
IRFMG50	1000V	2.0Ω	5.6A

## FEATURES:


- Repetitive Avalanche Rating
- Isolated and Hermetically Sealed
- Alternative to TO-3 Package
- Simple Drive Requirements
- Ease of Paralleling
- Ceramic Eyelets

## CASE STYLE AND DIMENSIONS



## CAUTION

BERYLIA WARNING PER MIL-S-19500  
SEE PAGE I-404



NOTES:  
 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M - 1982.  
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).

LEGEND  
 1. DRAIN  
 2. SOURCE  
 3. GATE


Conforms to JEDEC Outline TO-254AA\*  
 Dimensions in Millimeters and (Inches)

\*For leadform configurations see page I-404, fig. 15

**Absolute Maximum Ratings**

Parameter	IRFMG50	Units
$I_D @ V_{GS} = 10V, T_C = 25^\circ C$ Continuous Drain Current	5.6	A
$I_D @ V_{GS} = 10V, T_C = 100^\circ C$ Continuous Drain Current	3.5	
$I_{DM}$ Pulsed Drain Current ①	22	
$P_D @ T_C = 25^\circ C$ Max. Power Dissipation	150	W
Linear Derating Factor	1.2	
$V_{GS}$ Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$ Single Pulse Avalanche Energy ②	860	mJ
$I_{AR}$ Avalanche Current ①	5.6	A
$E_{AR}$ Repetitive Avalanche Energy ①	15	mJ
$dv/dt$ Peak Diode Recovery $dv/dt$ ③	1.0	V/ns
$T_J$ Operating Junction Temperature Range	-55 to 150	°C
$T_{STG}$ Storage Temperature Range	300 (0.063 in. (1.6 mm) from case for 10s)	
Lead Temperature	9.3 (typical)	g
Weight		

**Electrical Characteristics @  $T_J = 25^\circ C$  (Unless Otherwise Specified)**

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain-to-Source Breakdown Voltage	1000	—	—	V	$V_{GS} = 0V, I_D = 1.0 \text{ mA}$
$\Delta BV_{DSS}/\Delta T_J$ Temperature Coefficient of Breakdown Voltage	—	1.4	—	V/°C	Reference to $25^\circ C, I_D = 1.0 \text{ mA}$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance	—	—	2.0	$\Omega$	$V_{GS} = 10V, I_D = 3.5A$ ④
	—	—	2.25		$V_{GS} = 10V, I_D = 5.6A$
$V_{GS(th)}$ Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
$g_{fs}$ Forward Transconductance	5.2	—	—	S (Ω)	$V_{DS} \geq 15V, I_{DS} = 3.5A$ ④
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	25	$\mu A$	$V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0V$
	—	—	250		$V_{DS} = 0.8 \times \text{Max. Rating}$
	—	—	—		$V_{GS} = 0V, T_J = 125^\circ C$
$I_{GSS}$ Gate-to-Source Leakage Forward	—	—	100	$nA$	$V_{GS} = 20V$
$I_{GSS}$ Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20V$
$Q_g$ Total Gate Charge	87	—	200	$nC$	$V_{GS} = 10V, I_D = 5.6A$
$Q_{gs}$ Gate-to-Source Charge	8.7	—	20		$V_{DS} = 400V$ ⑤
$Q_{gd}$ Gate-to-Drain ("Miller") Charge	49	—	—		See Fig. 6 and 14
$t_{d(on)}$ Turn-On Delay Time	—	—	30	$ns$	$V_{DD} = 400V, I_D = 5.6A, R_G = 2.35\Omega$ ⑥
$t_r$ Rise Time	—	—	44		
$t_{d(off)}$ Turn-Off Delay Time	—	—	210		
$t_f$ Fall Time	—	—	60		
$L_D$ Internal Drain Inductance	—	8.7	—	$nH$	Measured from the drain lead, 6 mm (0.25 in.) from package to center of die.
$L_S$ Internal Source Inductance	—	8.7	—		Modified MOSFET symbol showing the internal inductances. 
$C_{iss}$ Input Capacitance	—	2400	—	$pF$	$V_{GS} = 0V, V_{DS} = 25V$
$C_{oss}$ Output Capacitance	—	240	—		$f = 1.0 \text{ MHz}$
$C_{rss}$ Reverse Transfer Capacitance	—	80	—		See Fig. 5
$C_{DC}$ Drain-to-Case Capacitance	—	12	—		

### Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$ Continuous Source Current (Body Diode)	—	—	5.6	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
$I_{SM}$ Pulsed Source Current (Body Diode) ①	—	—	22		
$V_{SD}$ Diode Forward Voltage	—	—	1.8	V	$T_J = 25^\circ\text{C}$ , $I_S = 5.6\text{A}$ , $V_{GS} = 0\text{V}$ ④
$t_{rr}$ Reverse Recovery Time	—	—	1200	nS	$T_J = 25^\circ\text{C}$ , $I_F = 5.6\text{A}$ , $dI/dt \leq 100 \text{ A}/\mu\text{s}$ ④
$Q_{RR}$ Reverse Recovery Charge	—	—	8.4	$\mu\text{C}$	$V_{DD} \leq 50\text{V}$
$t_{on}$ Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				



### Thermal Resistance

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$R_{thJC}$ Junction-to-Case	—	—	0.83		
$R_{thJS}$ Case-to-Sink	—	0.21	—	K/W ⑤	Mounting surface flat, smooth, and greased
$R_{thJA}$ Junction-to-Ambient	—	—	48		Typical socket mount

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 9)  
Refer to current HEXFET reliability report

② @  $V_{DD} = 50\text{V}$ , Starting  $T_J = 25^\circ\text{C}$ ,  
 $L \geq 52 \text{ mH}$ ,  $R_G = 250$ ,  
Peak  $I_L = 5.6\text{A}$

③  $I_{SD} \leq 5.6\text{A}$ ,  $dI/dt \leq 120 \text{ A}/\mu\text{s}$ ,  
 $V_{DD} \leq BV_{DSS}$ ;  $T_J \leq 150^\circ\text{C}$   
Suggested  $R_G = 2.35 \Omega$

④ Pulse width  $\leq 300 \mu\text{s}$ ; Duty Cycle  $\leq 2\%$

⑤  $K/W = ^\circ\text{C}/\text{W}$   
 $W/K = \text{W}/^\circ\text{C}$

⑥ Equipment limitation




Fig. 1 — Typical Output Characteristics,  $T_c = 25^\circ\text{C}$ Fig. 2 — Typical Output Characteristics,  $T_c = 150^\circ\text{C}$ 

Fig. 3 — Typical Transfer Characteristics




Fig. 4 — Normalized On-Resistance Vs. Temperature




Fig. 5 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 6 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Maximum Safe Operating Area




Fig. 9 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 10 — Maximum Drain Current Vs. Case Temperature




Fig. 11a — Switching Time Test Circuit




Fig. 11b — Switching Time Waveforms




Fig. 12a — Unclamped Inductive Test Circuit




Fig. 12b — Unclamped Inductive Waveforms






Fig. 12c — Maximum Avalanche Energy Vs. Starting Junction Temperature

Fig. 13 — Peak Diode Recovery  $dv/dt$  Test Circuit




Fig. 14a — Basic Gate Charge Waveform




Fig. 14b — Gate Charge Test Circuit




Fig. 15 — Optional Leadforms for Outline TO-254

**BERYLIA WARNING PER MIL-S-19500**

Packages containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllium.

### IRFN Series Data Sheet

The IRFN Data Sheet describes 14 devices, 12 N-Channel and 2 P-Channel, all contained in the SMD-1 package. This data sheet is arranged to show common tabular and graphical information between devices.

Absolute maximum ratings and parametric data are presented in tabular format with devices grouped according to generically shared parameters. For each parametric rating, devices are categorized by N and P channel and listed in alpha-numeric order. The conditions specified for a given parametric test are provided in the right hand column of each table.

Graphical information is grouped by devices in

alphabetical order. Where the information is device specific, we have assigned a numeric character for the graph type and an alpha character to a given device. (See Table A below). Where graphs are polarity specific as in figures 10, 12, 14 and 15, we have indicated N-Channel or P-Channel. The Thermal Impedance Graph (Fig. 11) is the only exception where a graph is common to both N-Channel and P-Channel devices since the thermal impedance is only dependent on the die size and package.

In Table A below, a legend is provided cross referencing the part number to its assigned alpha code. A given device will retain this alpha code for each device specific graph.

Table A

DEVICE	ALPHA DESIGNATION	DEVICE	ALPHA DESIGNATION
IRFN044	a	IRFN350	h
IRFN054	b	IRFN440	i
IRFN140	c	IRFN450	j
IRFN150	d	IRFNG40	k
IRFN240	e	IRFNG50	l
IRFN250	f	IRFN9140	m
IRFN340	g	IRFN9040	n