


HEXFET® TRANSISTORS

IRFG5210

COMBINATION N AND P CHANNEL (2 EACH)



200 Volt, 1.60Ω (N and P channel) HEXFET

The HEXFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance; superior reverse energy and diode recovery dv/dt capability.

Ideal for AC applications, the P and N-Channel dice are physical complements such that their opposite polarity offers circuit simplification as well as all the other well established advantages of MOSFETs.

They are well-suited for both military and commercial applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high energy pulse circuits.

Product Summary

Part Number	BV _{DSS}	R _{DS(on)}		I _D	
		N	P	N	P
IRFG5210	200V	1.60Ω	1.60Ω	0.68A	-0.68A

Features:

- Avalanche Energy Rating
- Dynamic dv/dt Rating
- Hermetically Sealed
- Lightweight
- For Automatic Insertion
- Matched R_{DS(on)} Ratings
- Simple Drive Requirements
- Ease of Paralleling
- 2 N-Channel / 2 P-Channel Co-Packaged HEXFET's

Absolute Maximum Ratings

	Parameter	N-Channel	P-Channel	Units
I _D @ V _{GS} = 10V, T _C = 25°C	Continuous Drain Current	0.68	-0.68	A
I _D @ V _{GS} = 10V, T _C = 100°C	Continuous Drain Current	0.40	-0.40	
I _{DM}	Pulsed Drain Current ①	2.72①	-2.72⑤	
V _{GS}	Gate-to-Source Voltage	± 20		V
EAS	Single Pulse Avalanche Energy	64②	110⑥	mJ
dv/dt	Peak Diode Recovery dv/dt	20 ③	-27⑦	V/ns
T _J	Operating Junction	-55 to 150		°C
T _{STG}	Storage Temperature Range			
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)		
	Weight	1.3 (typical)		

IRFG5210 Device

Electrical Characteristics For Each N-Channel Chip @ T_J = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	200	—	—	V	V _{GS} = 0 V, I _D = 1.0mA
ΔBV _{DSS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	—	0.27	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	1.6	Ω	V _{GS} = 10V, I _D = 0.40A④
		—	—	1.83		V _{GS} = 10V, I _D = 0.68 A, T _J = 125°C
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 0.25mA
g _{fs}	Forward Transconductance	0.54	—	—	S (r)	V _{DS} ≥ 15V, I _{DS} = 0.40A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	V _{DS} = 0.8 x Max Rating, V _{GS} = 0V
		—	—	250		V _{DS} = 0.8 x Max Rating V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	—	—	9.5	nC	V _{GS} = 10V, I _D = 0.68A V _{DS} = Max Rating x 0.5
Q _{gs}	Gate-to-Source Charge	—	—	1.4		
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	4.3		
t _{d(on)}	Turn-On Delay Time	—	—	8.7	ns	V _{DD} = 100V, I _D = 0.68A, R _G = 7.5Ω
t _r	Rise Time	—	—	2.4		
t _{d(off)}	Turn-Off Delay Time	—	—	19		
t _f	Fall Time	—	—	24		
L _D	Internal Drain Inductance	—	4.0	—	nH	Measured from drain lead, 6mm (0.25 in) from package to center of die.
L _S	Internal Source Inductance	—	6.0	—		Measured from source lead, 6mm (0.25 in) from package to source bonding pad.
C _{iss}	Input Capacitance	—	140	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	56	—		
C _{rss}	Reverse Transfer Capacitance	—	14	—		

Source-Drain Diode Ratings and Characteristics For Each N-Channel Chip

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	0.63	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier. 
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	2.5		
V _{SD}	Diode Forward Voltage	—	—	1.5	V	T _J = 25°C, I _S = 0.68A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	110	ns	T _J = 25°C, I _F = 0.68A, di/dt ≤ 100A/μs V _{DD} ≤ 50V ④
Q _{RR}	Reverse Recovery Charge	—	—	310	nC	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.

② Starting T_J = 25°C, V_{DD} = 50V
E_{AS} = [0.5 * L * (I_L²)]
Peak I_L = 0.68, 25 ≤ R_G ≤ 200Ω

③ I_{SD} ≤ 0.68A, di/dt ≤ 290A/μs,
V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 2.35Ω

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2% ⑦ I_{SD} ≤ -0.68, di/dt ≤ -290A/μs,

⑤ Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.

⑥ V_{DD} = -50V, Starting T_J = 25°C,
E_{AS} = [0.5 * L * (I_L²)]
Peak I_L = -0.68, 25 ≤ R_G ≤ 200Ω



IRFG5210 Device

Electrical Characteristics For Each P-Channel Chip @ T_J = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-200	—	—	V	V _{GS} = 0 V, I _D = -1.0mA
ΔBV _{DSS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	—	-0.22	—	V/°C	Reference to 25°C, I _D = -1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	1.6	Ω	V _{GS} = -10V, I _D = -0.40A④
		—	—	1.83		V _{GS} = -10V, I _D = -0.68A, T _J = 125°C
V _{GS(th)}	Gate Threshold Voltage	-2.0	—	-4.0	V	V _{DS} = V _{GS} , I _D = -0.25mA
g _{fs}	Forward Transconductance	0.64	—	—	S (r)	V _{DS} ≥ -15V, I _{DS} = -0.40A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	-25	μA	V _{DS} = 0.8 x Max Rating, V _{GS} = 0V
		—	—	-250		V _{DS} = 0.8 x Max Rating V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V _{GS} = -20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	100		V _{GS} = 20V
Q _g	Total Gate Charge	—	—	18	nC	V _{GS} = -10V, I _D = -0.68A
Q _{gs}	Gate-to-Source Charge	—	—	2.8		V _{DS} = Max Rating x 0.5
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	8.4		
t _{d(on)}	Turn-On Delay Time	—	—	15	ns	V _{DD} = -100V, I _D = -0.68A, R _G = 7.5Ω
t _r	Rise Time	—	—	11		
t _{d(off)}	Turn-Off Delay Time	—	—	36		
t _f	Fall Time	—	—	43		
L _D	Internal Drain Inductance	—	4.0	—	nH	Measured from drain lead, 6mm (0.25 in) from package to center of die.
L _S	Internal Source Inductance	—	6.0	—		Measured from source lead, 6mm (0.25 in) from package to source bonding pad.
						Modified MOSFET symbol showing the internal inductances. 
C _{iss}	Input Capacitance	—	320	—	pF	V _{GS} = 0V, V _{DS} = -25V f = 1.0MHz
C _{oss}	Output Capacitance	—	110	—		
C _{rss}	Reverse Transfer Capacitance	—	20	—		

Source-Drain Diode Ratings and Characteristics For Each P-Channel Chip

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	-0.61	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier. 
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	-2.4		
V _{SD}	Diode Forward Voltage	—	—	-4.8	V	T _J = 25°C, I _S = -0.68A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	120	ns	T _J = 25°C, I _F = -0.68A, di/dt ≤ -100A/μs
Q _{RR}	Reverse Recovery Charge	—	—	420	nC	V _{DD} ≤ -50V ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.

② V_{DD} = 50V, Starting T_J = 25°C,
E_{AS} = [0.5 * L * (I_L)²]
Peak I_L = 0.68A, , 25 ≤ R_G ≤ 200Ω

③ I_{SD} ≤ 0.68A, di/dt ≤ 290A/μs,
V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 2.35Ω

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

⑤ Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.

⑥ V_{DD} = -50V, Starting T_J = 25°C,
E_{AS} = [0.5 * L * (I_L)²]
Peak I_L = -0.68A, , 25 ≤ R_G ≤ 200Ω

⑦ I_{SD} ≤ -0.68A, di/dt ≤ -290A/μs,
V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 2.35Ω


Power Ratings

	Power Ratings Test	Single FET	All Four FETs with Equal Power	Units
P _D @ T _A = 25°C	Max. Power Dissipation	14	2.5	W
	Linear Derating Factor	0.011	0.020	W/K
R _{thJC}	Thermal Resistance Junction-to-case	17	—	K/W
R _{thJA}	Thermal Resistance Junction-to-Ambient	90	50	K/W
K1, K2	Thermal Cooling Factors	45	40	%

The temperature rise of each device within the package is the result of the power dissipated by the device itself and the power dissipated by the other devices. The power dissipated by the adjacent devices does not have the same effect as the power dissipated within the junction itself. The temperature rise for any particular unit (e.g. (1)) within the package can be calculated with the following expression:

(1) $T_1 = 90 (P_1 + K_{12} P_2)$

where the K_{ij} are the thermal coupling coefficients shown in the Power Ratings Table.



N-Channel
Q1, Q3




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics

IRFG5210 Device




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage

IRFG5210 Device




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFG5210 Device




Fig 12. Maximum Drain Current vs. Case Temperature




Fig 13a. Switching Time Test Circuit




Fig 13b. Switching Time Waveforms




Fig 14a. Unclamped Inductive Test Circuit




Fig 14b. Unclamped Inductive Waveforms




Fig 14c. Maximum Avalanche Energy Vs. Drain Current

IRFG5210 Device




Fig. 15 - Peak Diode Recovery dv/dt Test Circuit




Fig 16a. Basic Gate Charge Waveform

Fig 16b. Gate Charge Test Circuit

P-Channel
Q2, Q4




Fig 17. Typical Output Characteristics




Fig 18. Typical Output Characteristics




Fig 19. Typical Transfer Characteristics




Fig 20. Normalized On-Resistance
Vs. Temperature

IRFG5210 Device




Fig 21. Typical Capacitance Vs. Drain-to-Source Voltage




Fig22. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig23. Typical Source-Drain Diode Forward Voltage




Fig 24. Maximum Safe Operating Area

IRFG5210 Device




Fig 25. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 26. Maximum Drain Current Vs. Case Temperature




Fig 27a. Switching Time Test Circuit




Fig 27b. Switching Time Waveforms

IRFG5210 Device




Fig 28a. Unclamped Inductive Test Circuit





Fig 28b. Unclamped Inductive Waveforms



* Reverse Polarity of D.U.T. for P-Channel





Fig 28c. Maximum Avalanche Energy Vs. Drain Current



*** V_GS = 5.0V for Logic Level and 3V Drive Devices

Fig. 29. - Peak Diode Recovery dv/dt Test Circuit

IRFG5210 Device




Fig 30a. Basic Gate Charge Waveform





Fig 30b. Gate Charge Test Circuit

Case Outline and Dimensions — MO-036AB



International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/> Data and specifications subject to change without notice. 10/97