


## INTERNATIONAL RECTIFIER



AVALANCHE ENERGY AND dv/dt RATED

## HEXFET® TRANSISTORS

4 N-CHANNEL  
POWER MOSFETs14 LEAD DUAL-IN-LINE QUAD  
(CERAMIC SIDE BRAZED PACKAGE)IRFG110  
2N7334JANTX2N7334  
JANTXV2N7334

[REF: MIL-S-19500/597]

## 100 Volt, 0.70 Ohm

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance; superior reverse energy and diode recovery dv/dt capability.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling, and temperature stability of the electrical parameters.

They are well suited for both military and commercial applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits.



## Product Summary

Part Number	V <sub>DS</sub>	R <sub>DSON</sub>	I <sub>D</sub>
IRFG110	100V	0.70Ω	1.0A

## Features:

- Avalanche Energy Rating
- Dynamic dv/dt Rating
- Hermetically Sealed
- For Automatic Insertion
- Lightweight
- Simple Drive Requirements
- Ease of Paralleling
- 4 N-Channel Co-Packaged HEXFETs

## CASE STYLE AND DIMENSIONS



Conforms to JEDEC MO-036AB  
Dimensions in Millimeters and (Inches)



## Absolute Maximum Ratings For Each Chip

Parameter		Units
ID @ V <sub>GS</sub> = 10V, T <sub>C</sub> = 25°C	Continuous Drain Current	1.0
ID @ V <sub>GS</sub> = 10V, T <sub>C</sub> = 100°C	Continuous Drain Current	0.6
IDM	Pulsed Drain Current ①	4.0
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Max. Power Dissipation	1.4
	Linear Derating Factor	0.011
V <sub>GS</sub>	Gate-to-Source Voltage	±20
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	75 (See Fig. 12)
dv/dt	Peak Diode Recovery ③	5.5 (See Fig. 13)
T <sub>J</sub> T <sub>STG</sub>	Operating Junction Storage Temperature Range	-55 to 150
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)
Weight		1.3 (typical)
		g

Electrical Characteristics For Each Chip @ T<sub>J</sub> = 25°C (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0 mA	
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Temperature Coefficient of Breakdown Voltage	—	0.13	—	Reference to 25°C, I <sub>D</sub> = 1.0 mA	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	—	—	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.6A	
		—	—	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A ④	
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	
g <sub>f</sub>	Forward Transconductance	0.86	—	—	S (t)	V <sub>DS</sub> ≥ 15V, I <sub>D</sub> = 0.6A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	25	μA	V <sub>DS</sub> = 0.6 x Max. Rating, V <sub>GS</sub> = 0V
		—	—	250	μA	V <sub>DS</sub> = 0.8 x Max. Rating V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	—	-100	nA	V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	15	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	7.5	nC	V <sub>DS</sub> = 0.5 x Max. Rating
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	7.5	nC	See Fig. 6 and 14
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	20	ns	V <sub>DD</sub> = 50V, I <sub>D</sub> = 1.0A, R <sub>G</sub> = 24Ω
t <sub>r</sub>	Rise Time	—	—	25	ns	See Fig. 11
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	40	ns	
t <sub>f</sub>	Fall Time	—	—	40	ns	
L <sub>D</sub>	Internal Drain Inductance	—	4.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L <sub>S</sub>	Internal Source Inductance	—	6.0	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C <sub>iss</sub>	Input Capacitance	—	180	—	pF	V <sub>GS</sub> = 0V, V <sub>D</sub> = 25V
C <sub>oss</sub>	Output Capacitance	—	82	—	pF	I = 1.0 MHz
C <sub>rss</sub>	Reverse Transfer Capacitance	—	15	—	pF	See Fig. 5



## Source-Drain Diode Ratings and Characteristics for Each Chip

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$ Continuous Source Current (Body Diode) @ $T_C = 25^\circ\text{C}$	—	—	1.0		
$I_{SM}$ Pulsed Source Current (Body Diode) ①	—	—	4.0	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
$V_{SD}$ Diode Forward Voltage	—	—	1.5	V	$T_J = 25^\circ\text{C}$ , $I_S = 1.0\text{A}$ , $V_{GS} = 0\text{V}$ ②
$t_{rr}$ Reverse Recovery Time	—	—	200	ns	$T_J = 25^\circ\text{C}$ , $I_F = 1.0\text{A}$ , $dI/dt \leq 100\text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovery Charge	—	—	0.83	$\mu\text{C}$	$V_{DD} \leq 50\text{V}$
$t_{on}$ Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $I_S + I_D$ .				

- ① Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 9). Refer to current HEXFET reliability report.
- ② @  $V_{DD} = 25\text{V}$ . Starting  $T_J = 25^\circ\text{C}$   
 $L \geq 112\text{ mH}$ ,  $R_G = 25\Omega$ ,  
Peak  $I_L = 1.0\text{A}$

- ③  $I_{SD} \leq 1.0\text{A}$ ,  $dI/dt \leq 75\text{ A}/\mu\text{s}$   
 $V_{DD} \leq BV_{DSS}$ ,  $T_J \leq 150^\circ\text{C}$   
Suggested  $R_G = 24\Omega$

- ④ Pulse width  $\leq 300\text{ }\mu\text{s}$ ; Duty Cycle  $\leq 2\%$

- ⑤  $K/W = ^\circ\text{C}/\text{W}$   
 $W/K = \text{W}/^\circ\text{C}$

## Power Ratings

Test	Single FET	All Four FETs With Equal Power	Units
$P_D @ T_A = 25^\circ\text{C}$ Maximum Power Dissipation	1.4	2.5	W
$L_{DF}$ Linear Derating Factor	0.011	0.020	W/K
$R_{thJC}$ Thermal Resistance Junction-to-Case	17	—	K/W
$R_{thJA}$ Thermal Resistance Junction-to-Ambient	90	50	K/W
$K_{14}, K_{13}$ Thermal Coupling Factors	45	40	%

To a first order approximation the temperature rise of each device within the package is the result of the power dissipated by the device itself and the power dissipated by the other adjacent devices. The power dissipated by the adjacent devices does not have the same effect as the power dissipated within the junction itself. The temperature rise for any particular unit (e.g. (1)) within the package can be calculated with the following expression:

$$(1) \quad \Delta T_1 = 90 (P_1 + K_{14} P_4 + K_{13} P_3)$$

where the  $K_{ij}$  are the thermal coupling coefficients shown in the Power Ratings Table.





Fig. 1—Typical Output Characteristics,  
 $T_C = 25^\circ\text{C}$








Fig. 2—Typical Output Characteristics,  
 $T_C = 150^\circ\text{C}$






Fig. 7—Typical Source-Drain Diode Forward Voltage




Fig. 8—Maximum Safe Operating Area




Fig. 9 — Maximum Effective Transient Thermal Impedance, Junction-to-Ambient Vs. Pulse Duration




Fig. 10—Maximum Drain Current Vs. Case Temperature




Fig. 11a — Switching Time Test Circuit




Fig. 11b — Switching Time Waveforms




Fig. 12a—Unclamped Inductive Test Circuit




Fig. 12b—Unclamped Inductive Waveforms




Fig. 12c—Maximum Avalanche Energy Vs. Starting Junction Temperature



Fig. 13—Peak Diode Recovery  $dv/dt$  Test Circuit

Fig. 14a—Basic Gate Charge Waveform




Fig. 14b—Gate Charge Test Circuit