



International **IR** Rectifier

**REPETITIVE AVALANCHE AND dv/dt RATED
HEXFET® TRANSISTOR** **IRFE110**
JANTX2N6782U **JANTXV2N6782U**
[REF:MIL-PRF-19500/556]
N-CHANNEL

100Volt, 0.60Ω, HEXFET

The leadless chip carrier (LCC) package represents the logical next step in the continual evolution of surface mount technology. Designed to be a close replacement for the TO-39 package, the LCC will give designers the extra flexibility they need to increase circuit board density. International Rectifier has engineered the LCC package to meet the specific needs of the power market by increasing the size of the bottom source pad, thereby enhancing the thermal and electrical performance. The lid of the package is grounded to the source to reduce RF interference.

HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits, and virtually any application where high reliability is required.

Product Summary

Part Number	BVDSS	RDS(on)	ID
IRFE110	100V	0.60Ω	3.5A

Features:

- Hermetically Sealed
- Simple Drive Requirements
- Ease of Paralleling
- Small footprint
- Surface Mount
- Lightweight

Absolute Maximum Ratings

Parameter	IRFE110, JANTX-, JANTXV-, 2N6782U	Units
ID @ VGS = 10V, TC = 25°C	Continuous Drain Current	3.5
ID @ VGS = 10V, TC = 100°C	Continuous Drain Current	2.25
	Pulsed Drain Current ①	14
	Max. Power Dissipation	15
VGS	Linear Derating Factor	0.09
	Gate-to-Source Voltage	±20
EAS	Single Pulse Avalanche Energy ②	7.0
dv/dt	Peak Diode Recovery dv/dt ③	9.0
TJ TSTG	Operating Junction	-55 to 150
	Storage Temperature Range	300 (for 5 seconds)
Weight	Surface Temperature	°C
	Weight	0.42 (typical)
		g



IRFE110, JANTX-, JANTXV-, 2N6782U Devices


Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	$\text{V}_{\text{GS}} = 0\text{ V}, \text{I}_D = 1.0\text{mA}$
$\Delta\text{BV}_{\text{DSS}}/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.12	—	V°C	Reference to 25°C , $\text{I}_D = 1.0\text{mA}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source On-State Resistance	—	—	0.60	Ω	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 2.25\text{A}$ ④
	On-State Resistance	—	—	0.69		$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 3.5\text{A}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	—	4.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	0.8	—	—	S (mA)	$\text{V}_{\text{DS}} > 15\text{V}, \text{I}_{\text{DS}} = 2.25\text{A}$ ④
I_{DS}	Zero Gate Voltage Drain Current	—	—	25	μA	$\text{V}_{\text{DS}} = 0.8 \times \text{Max Rating}, \text{V}_{\text{GS}} = 0\text{V}$
		—	—	250		$\text{V}_{\text{DS}} = 0.8 \times \text{Max Rating}$ $\text{V}_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$\text{V}_{\text{GS}} = 20\text{ V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$\text{V}_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	6.6	nC	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 3.5\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	1.7		$\text{V}_{\text{DS}} = \text{Max Rating} \times 0.5$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	3.5		
$t_{\text{d(on)}}$	Turn-On Delay Time	—	—	15	ns	$\text{V}_{\text{DD}} = 50\text{V}, \text{I}_D = 3.5\text{A}, R_G = 7.5\Omega$
t_r	Rise Time	—	—	25		
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	—	25		
t_f	Fall Time	—	—	20		
L_D	Internal Drain Inductance	—	5.0	—	nH	Measured from drain pad to die.
L_S	Internal Source Inductance	—	15.0	—		Measured from center of source pad to the end of source bonding wire.
C_{iss}	Input Capacitance	—	190	—	pF	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 25\text{ V}$
C_{oss}	Output Capacitance	—	86	—		$f = 1.0\text{MHz}$
C_{rss}	Reverse Transfer Capacitance	—	13	—		



Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	3.5	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	14		
V_{SD}	Diode Forward Voltage	—	—	1.5	V	$T_j = 25^\circ\text{C}, I_S = 3.5\text{A}, \text{V}_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	—	180	ns	$T_j = 25^\circ\text{C}, I_F = 3.5\text{A}, dI/dt \leq 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	—	—	2.0	μC	$\text{V}_{\text{DD}} \leq 50\text{V}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				



Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R_{thJC}	Junction-to-Case	—	—	8.3	K/W ⑤	Soldered to a copper clad PC board
R_{thJPCB}	Junction-to-PC Board	—	—	27		

Details of notes ① through ⑤ are on the last page



IRFE110, JANTX-, JANTXV-, 2N6782U Devices




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature



IRFE110, JANTX-, JANTXV-, 2N6782U Devices




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage

4




Fig 8. Maximum Safe Operating Area

www.irf.com



IRFE110, JANTX-, JANTXV-, 2N6782U Devices




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



IRFE110, JANTX-, JANTXV-, 2N6782U Devices




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform







Fig 13b. Gate Charge Test Circuit



IRFE110, JANTX-, JANTXV-, 2N6782U Devices

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS




IRFE110, JANTX-, JANTXV-, 2N6782U Devices

Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
Refer to current HEXFET reliability report.
- ② @ V_{DD} = 25 V, Starting T_J = 25°C,
EAS = [0.5 * L * (I_L²)]
Peak I_L = 3.1A, V_{GS} = 10 V, 25 ≤ R_G ≤ 200Ω
- ③ I_{SD} ≤ 3.1A, di/dt ≤ 460 A/μs,
V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 2.35Ω
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2% ⑤ K/W = °C/W

Case Outline and Dimensions — Leadless Chip Carrier (LCC) Package



International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/> Data and specifications subject to change without notice. 3/98