



**HEXFET® Power MOSFET**

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30V V<sub>GS</sub> Rating
- Reduced C<sub>iss</sub>, C<sub>oss</sub>, C<sub>rss</sub>
- Extremely High Frequency Operation
- Repetitive Avalanche Rated

**V<sub>DSS</sub> = 500V****R<sub>DS(on)</sub> = 0.85Ω****I<sub>D</sub> = 8.0A****Description**

This new series of Low Charge HEXFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing the new LCDMOS technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new Low Charge MOSFETs.

These device improvements combined with the proven ruggedness and reliability that are characteristic of HEXFETs offer the designer a new standard in power transistors for switching applications.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10 V	8.0	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10 V	5.1	A
I <sub>DM</sub>	Pulsed Drain Current ②	28	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	-30	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ③	510	mJ
A <sub>R</sub>	Avalanche Current ③	8.0	A
E <sub>AR</sub>	Repetitive Avalanche Energy ③	13	mJ
dV/dt	Peak Diode Recovery dV/dt ③	3.5	V/ns
T <sub>J</sub>	Operating Junction and	-55 to +150	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf/in (1.1 N·m)	

**Thermal Resistance**

	Parameter	Min.	Typ.	Max.	Units
R <sub>JC</sub>	Junction-to-Case	—	—	1.0	
R <sub>CS</sub>	Case-to-Sink, Flat, Greased Surface	—	0.50	—	°C/W
R <sub>JA</sub>	Junction-to-Ambient	—	—	62	

Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{B(D)SS}$	Drain-to-Source Breakdown Voltage	500	—	V	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$
$\Delta V_{B(D)SS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.63	$^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	0.85	$\Omega$	$V_{GS}=10\text{V}$ , $I_D=4.8\text{A}$ ④
$V_{GS(H)}$	Gate Threshold Voltage	2.0	—	4.0	V
$G_f$	Forward Transconductance	4.0	—	—	S
$I_{SS}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$
		—	—	250	$V_{DS}=500\text{V}$ , $V_{GS}=0\text{V}$
$I_{GS}$	Gate-to-Source Forward Leakage	—	—	100	$V_{DS}=400\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=125^\circ\text{C}$
	Gate-to-Source Reverse Leakage	—	—	100	$V_{GS}=20\text{V}$
$Q_G$	Total Gate Charge	—	—	39	$I_D=8.0\text{A}$
$Q_{GS}$	Gate-to-Source Charge	—	—	10	$\text{nC}$
$Q_{GD}$	Gate-to-Drain ("Miller") Charge	—	—	19	$V_{GS}=10\text{V}$ See Fig. 5 and 13 ④
$t_{ON}$	Turn-On Delay Time	—	12	—	$V_{DD}=250\text{V}$
$t_r$	Rise Time	—	25	—	$I_D=8.0\text{A}$
$t_{OFF}$	Turn-Off Delay Time	—	27	—	$R_G=9.1\Omega$
$t_f$	Fall Time	—	19	—	$R_D=30\Omega$ See Figure 10 ④
$L_D$	Internal Drain Inductance	—	4.5	—	Between lead, 8 mm (0.25in.) from package end and center of die contact
$L_S$	Internal Source Inductance	—	7.5	—	
$C_{iss}$	Input Capacitance	—	1100	—	$V_{GS}=0\text{V}$
$C_{oss}$	Output Capacitance	—	173	$\text{pF}$	$V_{DD}=25\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	18	—	$f=1.0\text{MHz}$ See Figure 5


## Source-Drain Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$	Continuous Source Current (Body Diode)	—	8.0	—	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ④	—	—	28	A
$V_{SD}$	Diode Forward Voltage	—	—	2.0	V
$t_{rr}$	Reverse Recovery Time	—	490	740	ns $T_J=25^\circ\text{C}$ , $I_F=8.0\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	3.0	4.5	$\mu\text{C}$ $dI/dt=100\text{A}/\mu\text{s}$ ④
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )			


Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)


③  $I_{SD} \leq 8.0\text{A}$ ,  $dI/dt \leq 100\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{B(D)SS}$ ,  $T_J \leq 150^\circ\text{C}$ ②  $V_{DD}=50\text{V}$ , starting  $T_J=25^\circ\text{C}$ ,  $L=14\text{mH}$   
 $R_G=25\Omega$ ,  $I_{AS}=8.0\text{A}$  (See Figure 12)④ Pulse width  $\leq 300\ \mu\text{s}$ ; duty cycle  $\leq 2\%$ .




**Fig 1.** Typical Output Characteristics,  
 $T_C = 25^\circ\text{C}$




**Fig 2.** Typical Output Characteristics,  
 $T_C = 150^\circ\text{C}$




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode  
Forward Voltage



**Fig 8.** Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRF840LC

**IR**




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery dv/dt Test Circuit


**Appendix B:** Package Outline Mechanical Drawing

**Appendix C:** Part Marking Information


## Appendix A

### Peak Diode Recovery dv/dt Test Circuit


**Fig 14.** For N-Channel HEXFETs




① Driver Gate Drive       $D = \frac{PW}{Period}$




② D.U.T.  $I_{SD}$  Waveform



③ D.U.T.  $V_{DS}$  Waveform




④ Inductor Current



\*  $V_{GS} = 5V$  for Logic Level Devices

Package Outline**TO-220AB Outline**

Dimensions are shown in millimeters (inches)



## NOTES

2X

1. DIMENSIONING &amp; TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION - INCH.

3. OUTLINE CONFORMS TO JEDEC OUTLINE TO-220-AB

4. HEATSINK &amp; LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

Part Marking Information**TO-220AB**

EXAMPLE: THIS IS AN IRF1010 WITH  
ASSEMBLY LOT CODE 9B1M

INTERNATIONAL  
RECTIFIER  
LOGO

ASSEMBLY  
LOT CODE



PART NUMBER

DATE CODE  
(YYWW)YY = YEAR  
WW = WEEK

Printed on Signet recycled offset:  
made from 50% recycled waste paper, including  
10% de-inked, post-consumer waste



**International**  
**IOR** Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322-3333, Fax: 4720403  
EUROPEAN HEADQUARTERS: Kural Green, Oxford, Surrey RH6 9EE England, Tel: (0883) 713215, Fax: 95219

IN CANADA: 101 Bentley St., Mississauga, Ontario L5R 2L1, Tel: (416) 475-1907. IN GERMANY: Seelburgstrasse 157 D-6360 Bad Homburg, Tel: 6172-37098. IN ITALY: Via Liguria 49-10017 Borgaro, Torino, Tel: (011) 470 1484. IN FAR EAST: KAM Building, 33-4 Nakameguro-cho, Meguro-ku, Tokyo 157 Japan, Tel: (03) 383 0641. IN SOUTHEAST ASIA: 130 Middle Road, #E-10-01 Fortune Centre, Singapore 0712, Tel: (65) 336 3822.

Sales Offices, Agents and Distributors in Major Cities Throughout the World.