# International

### PD – 91746B PD – 91747B

### IRF7805/IRF7807

### **HEXFET® Chip-Set for DC-DC Converters**

- N Channel Application Specific MOSFETs
- Ideal for Mobile DC-DC Converters
- Low Conduction Losses
- Low Switching Losses

#### Description

These new devices employ advanced HEXFET Power MOSFET technology to achieve an unprecedented balance of on-resistance and gate charge. The reduced conduction and switching losses make them ideal for high efficiency DC-DC Converters that power the latest generation of mobile microprocessors.

The IRF7805/IRF7807 combination offers maximum efficiency for mobile CPU core DC-DC converters, while a pair of IRF7807 devices provides the best cost/performance solution for system voltages, such as 3.3V and 5V.



#### Device Features

	IRF7805	IRF7807
Vds	30V	30V
Rds(on)	$11 \text{m}\Omega$	$25 m\Omega$
Qg	31nC	17nC
Qsw	11.5nC	5.2nC
Qoss	36nC	16.8nC

### **Absolute Maximum Ratings**

Parameter		Symbol	IRF7805	IRF7807	Units
Drain-Source Voltage	V <sub>DS</sub>	3	V		
Gate-Source Voltage	V <sub>GS</sub>	±1			
Continuous Drain or Source	Continuous Drain or Source 25°C		13	8.3	A
Current ( $V_{GS} \ge 4.5V$ ) 70°C			10	6.6	
Pulsed Drain Current <sup>①</sup>	I <sub>DM</sub>	100	66	-	
Power Dissipation 25°C		P <sub>D</sub>	2.5		W
		1.			
Junction & Storage Temperate	Τ <sub>J</sub> , Τ <sub>stg</sub>	-55 to 150		°C	
Continuous Source Current (E	I <sub>s</sub>	2.5	2.5	A	
Pulsed source Current		I <sub>SM</sub>	106	66	

### Thermal Resistance

Parameter		Max.	Units
Maximum Junction-to-Ambient3	$R_{_{ hetaJA}}$	50	°C/W

www.irf.com

### International **ICR** Rectifier

<b>Electrical Characteristic</b>	s		RF78	05	IRF7807				
Parameter		Min	Тур	Мах	Min	Тур	Max	Units	Conditions
Drain-to-Source Breakdown Voltage*	V <sub>(BR)DSS</sub>	30	Ι	_	30	-	_	V	$V_{_{\rm GS}}$ = 0V, I_{_{\rm D}} = 250µA
Static Drain-Source on Resistance*	R <sub>DS</sub> (on)		9.2	11		17	25	mΩ	$V_{GS} = 4.5V, I_{D} = 7A@$
Gate Threshold Voltage*	V <sub>GS</sub> (th)	1.0			1.0			V	$V_{_{DS}} = V_{_{GS}}, I_{_{D}} = 250 \mu A$
Drain-Source Leakage	I <sub>DSS</sub>			30			30	μA	$V_{_{\rm DS}} = 24 V, V_{_{\rm GS}} = 0$
Current*				150			150		$\begin{split} V_{_{DS}} &= 24 \text{V}, \text{V}_{_{GS}} = 0, \\ \text{T}j &= 100^{\circ}\text{C} \end{split}$
Gate-Source Leakage Current*	I <sub>GSS</sub>			±100			±100	nA	$V_{GS} = \pm 12V$
Total Gate Charge*	Q <sub>g</sub>		22 <sup>④</sup>	<b>31</b> <sup>④</sup>		12	17		$V_{_{\rm GS}} = 5$ V, $I_{_{\rm D}} = 7$ A
Pre-Vth Gate-Source Charge	Q <sub>gs1</sub>		3.7			2.1			V <sub>DS</sub> = 16V, I <sub>D</sub> = 7A
Post-Vth Gate-Source Charge	Q <sub>gs2</sub>		1.4			0.76		nC	
Gate to Drain Charge	$Q_{gd}$		6.8			2.9			
Switch Charge* $(Q_{gs2} + Q_{gd})$	Q <sub>sw</sub>		8.2	11.5		3.66	5.2		
Output Charge*	Q <sub>oss</sub>		30	36		14	16.8		$V_{\rm DS} = 16 V, V_{\rm GS} = 0$
Gate Resistance	R <sub>g</sub>		1.7			1.2		Ω	
Turn-on Delay Time	t <sub>d</sub> (on)		16			12			$V_{DD} = 16V$
Rise Time	t <sub>r</sub>		20			17		ns	I <sub>D</sub> = 7A
Turn-off Delay Time	t <sub>d</sub> (off)		38			25			$R_g = 2\Omega$
Fall Time	t <sub>f</sub>		16			6			V <sub>GS</sub> = 4.5V Resistive Load

### **Source-Drain Rating & Characteristics**

Parameter		Min	Тур	Мах	Min	Тур	Max	Units	Conditions
Diode Forward Voltage*	V <sub>SD</sub>			1.2			1.2	V	$I_{S} = 7A^{\odot}, V_{GS} = 0V$
Reverse Recovery Charges	Q <sub>rr</sub>		88			80		nC	
Reverse Recovery Charge (with Parallel Schotkky)	Q <sub>rr(s)</sub>		55			50			

#### Notes:

 Notes:

 ①
 Repetitive rating; pulse width limited by max. junction temperature.

 ②
 Pulse width ≤ 300 µs; duty cycle ≤ 2%.

 ③
 When mounted on 1 inch square copper board, t < 10 sec.</td>

 ④
 Measured at V<sub>DS</sub> < 100mV. This approximates actual operation of a synchronous rectifier.</td>

 ⑤
 Typ = measured - Q<sub>oss</sub>

 \*
 Devices are 100% tested to these parameters.

4 5 \*

## International

## Power MOSFET Selection for DC/DC Converters

### Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms  $\rm Q_{gs2}$  and  $\rm Q_{oss}$  which are new to Power MOSFET data sheets.

 $Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 1.

 $\rm Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached (t1) and the time the drain current rises to  $\rm I_{dmax}$  (t2) at which time the drain voltage begins to change. Minimizing  $\rm Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

 $Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure 2 shows how  $Q_{oss}$  is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's  $C_{ds}$  and  $C_{dg}$  when multiplied by the power supply input buss voltage.

#### www.irf.com

### IRF7805/IRF7807



Figure 1: Typical MOSFET switching waveform

#### Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{in}$ . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn

## International

· · · · .

6

the MOSFET on, resulting in shoot-through current . The ratio of  $Q_{gd}/Q_{gs1}$  must be minimized to reduce the potential for Cdv/dt turn on.

Spice models for IRF7805 & IRF7807 can be downloaded in machine readable format at www.irf.com.



CPU Core Supply Vout=1.6V, Q1=IRF7807, Q2=IRF7805

4

Load Current (A)

5



Vin=10V

-Vin = 14V

3

- - - Vin=24V

2

90

88

86

80

78

76

Efficiency (%) 88 89

#### **Typical Mobile PC Application**

The performance of these new devices has been tested in circuit and correlates well with performance predictions generated by the system models. IRF7805 and IRF7807 were designed specifically for the mobile Pentium II CPU core supply. Fig 3 shows performance characteristics for this converter under low charge battery conditions, typical battery and worst case adapter input. An advantage of this new technology platform is that the MOSFETs it produces are suitable for both control FET and synchronous FET applications. This has been demonstrated with the 3.3V and 5V converters. (Fig 4 and Fig 5). In these applications the same MOSFET IRF7807 was used for both the control FET (Q1) and the synchronous FET (Q2). This provides a highly effective cost/performance solution.



International

IRF7805/IRF7807



www.irf.com

5

International



International **TOR** Rectifier

### **Package Outline**

SO8 Outline



	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	.0532	.0688	1.35	1.75		
A1	.0040	.0098	0.10	0.25		
В	.014	.018	0.36	0.46		
С	.0075	.0098	0.19	0.25		
D	.189	.196	4.80	4.98		
Е	.150	.157	3.81	3. <b>99</b>		
е	.050 I	BASIC	1.27 BASIC			
e1	.025 I	BASIC	0.635	5 BASIC		
Н	.2284	.2440	5.80	6.20		
Κ	.011	.019	0.28	0.48		
L	.16	.050	0.41	1.27		
θ	0°	<b>8</b> °	<b>0</b> °	8°		

RECOMMENDED FOOTPRINT



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION; INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- 5 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS
- MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.006).
- (6) DIMENSIONS IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE...

### Part Marking Information SO8

### EXAMPLE: THIS IS AN IRF7101



www.irf.com

## International

### **Tape & Reel Information**

508

Dimensions are shown in millimeters (inches)

