

# IR2183/IR21834

## HIGH AND LOW SIDE DRIVER


### Features

- Floating channel designed for bootstrap operation  
Fully operational to +600V
- Tolerant to negative transient voltage  
 $dV/dt$  immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 5V Schmitt triggered input logic
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- High side output in phase with HIN input
- Low side output out of phase with LIN input
- Logic and power ground +/- 5V offset.
- Internal 500ns dead-time, and programmable up to 5us with one external  $R_{DT}$  resistor (IR21834)
- Lower di/dt gate driver for better noise immunity

### Description

The IR2183/IR21834 are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.

### Typical Connection



# IR2183/IR21834

International  
Rectifier

## Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
$V_B$	High side floating absolute voltage	-0.3	625	V
$V_S$	High side floating supply offset voltage	$V_B - 25$	$V_B + 0.3$	
$V_{HO}$	High side floating output voltage	$V_S - 0.3$	$V_B + 0.3$	
$V_{CC}$	Low side and logic fixed supply voltage	-0.3	25	
$V_{LO}$	Low side output voltage	-0.3	$V_{CC} + 0.3$	
DT	Programmable dead-time pin voltage (IR21834 only)	$V_{SS} - 0.3$	$V_{CC} + 0.3$	
$V_{IN}$	Logic input voltage ( $H_{IN}$ & $\bar{L}_{IN}$ )	$V_{SS} - 0.3$	$V_{CC} + 0.3$	
$V_{SS}$	Logic ground (IR21834 only)	$V_{CC} - 25$	$V_{CC} + 0.3$	
$dV_S/dt$	Allowable offset supply voltage transient	—	50	V/ns
$P_D$	Package power dissipation @ $T_A \leq +25^\circ C$	(8 lead PDIP)	—	1.0
		(8 lead SOIC)	—	0.625
		(14 lead PDIP)	—	1.6
		(14 lead SOIC)	—	1.0
$R_{thJA}$	Thermal resistance, junction to ambient	(8 lead PDIP)	—	125
		(8 lead SOIC)	—	200
		(14 lead PDIP)	—	75
		(14 lead SOIC)	—	120
$T_J$	Junction temperature	—	150	$^\circ C$
$T_S$	Storage temperature	-50	150	
$T_L$	Lead temperature (soldering, 10 seconds)	—	300	

## Recommended Operating Conditions

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  and  $V_{SS}$  offset rating are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
$V_B$	High side floating supply absolute voltage	$V_S + 10$	$V_S + 20$	V
$V_S$	High side floating supply offset voltage	Note 1	600	
$V_{HO}$	High side floating output voltage	$V_S$	$V_B$	
$V_{CC}$	Low side and logic fixed supply voltage	10	20	
$V_{LO}$	Low side output voltage	0	$V_{CC}$	
$V_{IN}$	Logic input voltage ( $H_{IN}$ & $\bar{L}_{IN}$ )	$V_{SS}$	$V_{CC}$	
DT	Programmable dead-time pin voltage (IR21834 only)	$V_{SS}$	$V_{CC}$	
$V_{SS}$	Logic ground (IR21834 only)	-5	5	
$T_A$	Ambient temperature	-40	125	$^\circ C$

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to  $-V_{BS}$ .

## Dynamic Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V,  $V_{SS}$  = COM,  $C_L$  = 1000 pF,  $T_A$  = 25°C, DT =  $V_{SS}$  unless otherwise specified.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
$t_{on}$	Turn-on propagation delay	—	180	270	nsec	$V_S = 0V$
$t_{off}$	Turn-off propagation delay	—	170	250		$V_S = 0V$ or 600V
MT	Delay matching, HS & LS turn-on/off	—	0	50		
$t_r$	Turn-on rise time	—	40	60		$V_S = 0V$
$t_f$	Turn-off fall time	—	20	30		$V_S = 0V$
DT	Deadtime: LO turn-off to HO turn-on(DT <sub>LO-HO</sub> ) HO turn-off to LO turn-on (DT <sub>HO-LO</sub> )	380	500	620		RDT= 0
MDT	Deadtime matching = DT <sub>LO-HO</sub> - DT <sub>HO-LO</sub>	4	5	6	usec	RDT = 200K (IR21834)
		—	0	60	nsec	RDT=0
		—	0	600		RDT = 200K (IR21834)

## Static Electrical Characteristics



$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V,  $V_{SS}$  = COM, DT=  $V_{SS}$  and  $T_A$  = 25°C unless otherwise specified. The  $V_{IL}$ ,  $V_{IH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$ /COM and are applicable to the respective input leads: HIN and  $\overline{LIN}$ . The  $V_O$ ,  $I_O$  and  $R_{on}$  parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
$V_{IH}$	Logic "1" input voltage for HIN & logic "0" for $\overline{LIN}$	2.7	—	—	V	$V_{CC} = 10V$ to 20V
$V_{IL}$	Logic "0" input voltage for HIN & logic "1" for $\overline{LIN}$	—	—	0.8		$V_{CC} = 10V$ to 20V
$V_{OH}$	High level output voltage, $V_{BIAS} - V_O$	—	—	1.2		$I_O = 0A$
$V_{OL}$	Low level output voltage, $V_O$	—	—	0.1		$I_O = 0A$
$I_{LK}$	Offset supply leakage current	—	—	50	$\mu A$	$V_B = V_S = 600V$
$I_{QBS}$	Quiescent $V_{BS}$ supply current	20	60	150		$V_{IN} = 0V$ or 5V
$I_{QCC}$	Quiescent $V_{CC}$ supply current	0.4	1.0	1.6		$V_{IN} = 0V$ or 5V
$I_{IN+}$	Logic "1" input bias current	—	5	20		$HIN = 5V$ , $\overline{LIN} = 0V$
$I_{IN-}$	Logic "0" input bias current	—	1	2	$\mu A$	$HIN = 0V$ , $\overline{LIN} = 5V$
$V_{CCUV+}$ $V_{BSUV+}$	$V_{CC}$ and $V_{BS}$ supply undervoltage positive going threshold	8.0	8.9	9.8		
$V_{CCUV-}$ $V_{BSUV-}$	$V_{CC}$ and $V_{BS}$ supply undervoltage negative going threshold	7.4	8.2	9.0		
$V_{CCUVH}$ $V_{BSUVH}$	Hysteresis	0.3	0.7	—		
$I_{O+}$	Output high short circuit pulsed current	1.7	2	—	A	$V_O = 0V$ , $PW \leq 10 \mu s$
$I_{O-}$	Output low short circuit pulsed current	1.7	2	—		$V_O = 15V$ , $PW \leq 10 \mu s$

# IR2183/IR21834

International  
**IR** Rectifier



## Functional Block Diagram



## Lead Definitions



Symbol	Description
HIN	Logic input for high side gate driver output (HO), in phase (referenced to COM for IR2183 and VSS for IR21834)
LIN	Logic input for low side gate driver output (LO), out of phase (referenced to COM for IR2183 and VSS for IR21834)
DT	Programmable dead-time lead, referenced to VSS. (IR21834 only)
VSS	Logic Ground (21834 only)
V <sub>B</sub>	High side floating supply
HO	High side gate driver output
V <sub>S</sub>	High side floating supply return
V <sub>CC</sub>	Low side and logic fixed supply
LO	Low side gate driver output
COM	Low side return

## Lead Assignments

	
8 Lead PDIP	8 Lead SOIC

<b>IR2183</b>	<b>IR2183S</b>
---------------	----------------


	
14 Lead PDIP	14 Lead SOIC


<b>IR21834</b>	<b>IR21834S</b>
----------------	-----------------

# IR2183/IR21834



International  
**IR** Rectifier



01-3003 01



www.irf.com



# IR2183/IR21834

International  
**IR** Rectifier




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Delay Matching Waveform Definitions




Figure 4. Deadtime Waveform Definitions

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

**IR EUROPEAN REGIONAL CENTRE:** 439/445 Godstone Rd., Whyteleafe, Surrey CR3 0BL, United Kingdom

Tel: ++ 44 (0) 20 8645 8000

**IR JAPAN:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo, Japan 171-0021 Tel: 8133 983 0086

**IR HONG KONG:** Unit 308, #F, New East Ocean Centre, No. 9 Science Museum Road, Tsimshatsui East, Kowloon

Hong Kong Tel: (852) 2803-7380

*Data and specifications subject to change without notice. 4/11/2000*

[www.irf.com](http://www.irf.com)