Data Sheet No. PD60182

## International **ICR** Rectifier

# **IR2156**

### **Features**

- Ballast control and half-bridge driver in one IC
- Programmable preheat frequency
- Programmable preheat time
- Internal ignition ramp

**Typical Connection** 

- Programmable over-current threshold
- Programmable run frequency

### Description


The IR2156 incorporates a high voltage half-bridge gate driver with a programmable oscillator and state diagram to form a complete ballast control IC. The IR2156 features include programmable preheat and run frequencies, programmable preheat time, programmable dead-time, and programmable overcurrent protection. Comprehensive protection features such as protection from failure of a lamp to strike, filament failures, as well as an automatic restart function, have been included in the design. The IR2156 is available in both 14 pin PDIP and 14 pin SOIC packages.

- Programmable dead time
- DC bus under-voltage reset
- Shutdown pin with hysteresis
- Internal 15.6V zener clamp diode on Vcc


**BALLAST CONTROL IC** 


- Micropower startup (150μA)
- Latch immunity and ESD protection

### Packages



-W--<-L\_\_\_





### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units	
VB	High side floating supply voltage		-0.3	625		
VS	High side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3	V		
V <sub>HO</sub>	High side floating output voltage	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3			
V <sub>LO</sub>	Low side output voltage	-0.3	V <sub>CC</sub> + 0.3	1		
IOMAX	Maximum allowable output current (HO, LC	D)	-500	500	mA	
	due to external power transistor miller effect	ct		m		
V <sub>VDC</sub>	VDC pin voltage		-0.3	V <sub>CC</sub> + 0.3		
V <sub>CT</sub>	CT pin voltage		-0.3	V <sub>CC</sub> + 0.3	V	
ICPH	CPH pin current		-5	5		
IRPH	RPH pin current		-5	5	mA	
V <sub>RPH</sub>	RPH pin voltage		-0.3	V <sub>CC</sub> + 0.3	V	
I <sub>RT</sub>	RT pin current		-5	5	mA	
V <sub>RT</sub>	RT pin voltage		-0.3	V <sub>CC</sub> + 0.3	v	
Vcs	Current sense pin voltage		-0.3	5.5		
ICS	Current sense pin current		-5	5		
I <sub>SD</sub>	Shutdown pin current		-5	5	mA	
ICC	Supply current (note 1)		-20	20	]	
dV/dt	Allowable offset voltage slew rate		-50	50	V/ns	
PD	Package power dissipation @ $T_A \le +25^{\circ}C$	(14 pin PDIP)	_	1.60	14/	
		(14 pin SOIC)	—	1.25	W	
RthJA	Thermal resistance, junction to ambient	(14 pin PDIP)	_	75	00000	
		_	100	°C/W		
TJ	Junction temperature Storage temperature		-55	150		
Τ <sub>S</sub>			-55	150	°C	
ΤL	Lead temperature (soldering, 10 seconds)		_	300	1	

Note 1: This IC contains a zener clamp structure between the chip V<sub>CC</sub> and COM which has a nominal breakdown voltage of 15.6V. Please note that this supply pin should not be driven by a DC, low impedance power source greater than the V<sub>CLAMP</sub> specified in the Electrical Characteristics section.

International

### **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units	
V <sub>BS</sub>	High side floating supply voltage	V <sub>CC</sub> - 0.7	VCLAMP		
VS	Steady state high side floating supply offset voltage	-1	600	V	
V <sub>CC</sub>	Supply voltage	V <sub>CCUV+</sub>	VCLAMP		
ICC	Supply current	note 2	10	mA	
CT	CT lead capacitance	220		pF	
I <sub>SD</sub>	Shutdown lead current	-1	1 mA		
ICS	Current sense lead current	-1	1		
ТJ	Junction temperature	-40	125	°C	

Note 2: Enough current should be supplied into the VCC lead to keep the internal 15.6V zener clamp diode on this lead regulating its voltage, V<sub>CLAMP</sub>.

### **Electrical Characteristics**

 $V_{CC} = V_{BS} = V_{BIAS} = 14V + -0.25V, V_{VDC} = Open, R_T = 40.0k\Omega, R_{PH} = 100.0k\Omega, C_T = 470 \text{ pF}, V_{CPH} = 0.0V, V_{CS} = 0.0V, V_{SD} = 0.0V, C_{LO, HO} = 1000 \text{ pF}, T_A = 25^{\circ}C \text{ unless otherwise specified.}$ 

Symbol	I Definition		Тур.	Max.	Units	Test Conditions			
Supply Characteristics									
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	11.0	11.5	12.0		V <sub>CC</sub> rising from 0V			
VUVHYS	V <sub>CC</sub> supply undervoltage lockout hysteresis	1.5	2.2	3.0					
IQCCUV	UVLO mode quiescent current	50	120	200		V <sub>CC</sub> = 11V			
IQCCFLT	Fault-mode quiescent current	—	50	_	μΑ	SD = 5.1V, or CS > 1.3V			
lacc	Quiescent V <sub>CC</sub> supply current	0.5	1.2	1.5	mA	CT connected toCOM VCC = 14V			
IQCC50K	$V_{CC}$ supply current, f = 50kHz	—	4.5	_		RT = 40kΩ C <sub>T</sub> = 470 pF			
VCLAMP	V <sub>CC</sub> zener clamp voltage	14.5	15.6	16.5	V	$I_{CC} = 5mA$			
Floating	Floating Supply Characteristics								
I <sub>QBS0</sub>	Quiescent VBS supply current		0	5	μA	$V_{HO} = V_S (CT = 0V)$			
I <sub>QBS1</sub>	Quiescent V <sub>BS</sub> supply current	_	30	—	μι	$V_{HO} = V_B (C_T = 12V)$			
V <sub>BSMIN</sub>	Minimum required VBS voltage for proper HO functionality	_	4	5	V				
I <sub>LK</sub>	Offset supply leakage current	_	—	50	μΑ	$V_{\rm B} = V_{\rm S} = 600 V$			

### **Electrical Characteristics**

**IR2156** 


 $V_{CC} = V_{BS} = V_{BIAS} = 14V + -0.25V, V_{VDC} = Open, R_T = 40.0k\Omega, R_{PH} = 100.0k\Omega, C_T = 470 \text{ pF}, V_{CPH} = 0.0V, V_{CS} = 0.0V, V_{SD} = 0.0V, C_{LO, HO} = 1000 \text{ pF}, T_A = 25^{\circ}C \text{ unless otherwise specified.}$ 

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
Oscilla	tor, Ballast Control, I/O Charact	eristics	6			
fosc	Oscillator frequency	-	30			R <sub>T</sub> = 40.0kΩ
						C <sub>T</sub> = 470 pF
		—	100	_	kHz	$R_T = 6.1 k\Omega$
						C <sub>T</sub> = 470 pF
df/dV	Oscillator frequency voltage stability	_	0.5	_	%V	$V_{CCUV+} < V_{CC} < 15V$
df/dT	Oscillator frequency temperature stability	_	0.02	_	%/C	-40°C < T <sub>i</sub> < 125°C
d	Oscillator duty cycle	_	50	_	%	
VCT+	Upper C <sub>T</sub> ramp voltage threshold	_	7.2	_	v	V <sub>CC</sub> = 12V
VCT-	Lower CT ramp voltage threshold	—	4.0	_	Ī	VCC - 12 V
VCTFLT	Fault-mode CT pin voltage	_	0	_	mV	SD > 5.1V or CS >1.3
tDLO	LO output deadtime	_	1.2	_	usec	
tdho	HO output deadtime	—	1.2	—		
dtd/dV	Deadtime voltage stability	—	0.5	—	%/V	VCCUV+ < VCC < 15V
Rdt	Internal deadtime resistor	—	2.5	—	KΩ	
Prehea	t Characteristics					
ICPH	CPH pin charging current		5.0		μA	V <sub>CPH</sub> = 0V
VCPHFLT	Fault-mode CPH pin voltage		0		mV	SD > 5.1V or CS >1.3
RPH C	haracteristics					1
IRPHLK	Open circuit RPH pin leakage current	_	0.1	—	μA	CT = 10V
VRPHFLT	Fault-mode RPH pin voltage	_	0	_	mV	SD > 5.1V or CS >1.3
RT Cha	racteristics					
IRTLK	Open circuit RT pin leakage current	_	0.1		μA	CT = 10V
VRTFLT	Fault-mode RT pin voltage	_	0	_	mV	SD > 5.1V or CS >1.3
	tion Characteristics		1	1	1	1
V <sub>SDTH+</sub>	Rising shutdown pin threshold voltage	_	5.1	_	V	
V <sub>SDHYS</sub>	Shutdown pin threshold hysteresis		100		mV	
V <sub>CSTH+</sub>	Over-current sense threshold voltage	_	1.3		V	
t <sub>CS</sub>	Over-current sense propogation delay		160	_	nsec	Delay from CS to LO
R <sub>VDC</sub>	DC bus sensing resistor	8.5	10.1	11.5	kΩ	$V_{CPH} > 7.5V$
VCPH-VDC	CPH to VDC offset voltage	10.4	10.9	11.4	V	V <sub>CPH</sub> = open
	river Output Characteristics	_		1		
VOL	Low-level output voltage		0	100		lo = 0
VOH	High-level output voltage	_	0	100	mV	VBIAS - Vo, $Io = 0$
tr	Turn-on rise time	<u> </u>	85	150		
tf	Turn-off fall time		45	100	ns	
и 			-	100		www.irf.con

4

International **100** Rectifier

### **Block Diagram**




### Lead Assignments & Definitions

Pin Assignments		Pin #	Symbol	Description
		1	NC	No connect
NC 1 o	14 VB	2	VCC	Logic & low-side gate driver supply
VCC 2	13 HO	3	VDC	IC start-up and DC bus sensing Input
		4	RT	Minimum frequency timing resistor
VDC 3	12 VS	5	RPH	Preheat frequency timing resistor
יא ר		6	СТ	Oscillator timing capacitor
	11 LO	7	CPH	Preheat timing capacitor
		8	COM	IC power & signal ground
	10 CS	9	SD	Shutdown input
СТ <u>6</u> <u>9</u> SD СРН <u>7</u> <u>8</u> СОМ		10	CS	Current sensing input
		11	LO	Low-side gate driver output
		12	VS	High-side floating return
		13	HO	High-side gate driver output
		14	VB	High-side gate driver floating supply


www.irf.com

### **State Diagram**



International **TOR** Rectifier

## Timing Diagrams Normal operation




**ADVANCE DATA** 

International

### **Timing Diagrams**


Fault condition




### **Functional Description**

### Under-voltage Lock-Out Mode (UVLO)

The under-voltage lock-out mode (UVLO) is defined as the state the IC is in when VCC is below the turn-on threshold of the IC. To identify the different modes of the IC, refer to the State Diagram shown on page 2 of this document. The IR2156 undervoltage lock-out is designed to maintain an ultra low supply current of less than 200uA, and to guarantee the IC is fully functional before the high and low side output drivers are activated. Figure 1 shows an efficient supply voltage using the start-up current of the IR2156 together with a charge pump from the ballast output stage (RSUPPLY, CVCC, DCP1 and DCP2).





The start-up capacitor (CVCC) is charged by current through supply resistor (RSUPPLY) minus the start-up current drawn by the IC. This resistor is chosen to provide 2X the maximum start-up current to guarantee ballast start-up at low line input voltage. Once the capacitor voltage on VCC reaches the start-up threshold, and the SD pin is below 4.5 volts, the IC turns on and HO and LO begin to oscillate. The capacitor begins to discharge due to the increase in IC operating current (Figure 2).

www.irf.com




Figure 2, Supply capacitor (CVCC) voltage.

During the discharge cycle, the rectified current from the charge pump charges the capacitor above the IC turn-off threshold. The charge pump and the internal 15.6V zener clamp of the IC take over as the supply voltage. The start-up capacitor and snubber capacitor must be selected such that enough supply current is available over all ballast operating conditions. A bootstrap diode (DBOOT) and supply capacitor (CBOOT) comprise the supply voltage for the high side driver circuitry. To guarantee that the high-side supply is charged up before the first pulse on pin HO, the first pulse from the output drivers comes from the LO pin. During undervoltage lock-out mode, the high- and low-side driver outputs HO and LO are both low, pin CT is connected internally to COM to disable the oscillator, and pin CPH is connected internally to COM for resetting the preheat time.

#### Preheat Mode (PH)

The preheat mode is defined as the state the IC is in when the lamp filaments are being heated to their correct emission temperature. This is necessary for maximizing lamp life and reducing the required ignition voltage. The IR2156 enters preheat mode when VCC exceeds the UVLO positive-going threshold. HO and LO begin to

### **ADVANCE DATA**

International

oscillate at the preheat frequency with 50% duty cycle and with a dead-time which is set by the value of the external timing capacitor, CT, and internal deadtime resistor, RDT. Pin CPH is disconnected from COM and an internal 5uA current source (Figure 3)




Figure 3, Preheat circuitry.

charges the external preheat timing capacitor on CPH linearly. The over-current protection on pin CS is disabled during preheat. The preheat frequency is determined by the parallel combination of resistors RT and RPH, together with timing capacitor CT. CT charges and discharges between 1/3 and 3/5 of VCC (see Timing Diagram, page 4). CT is charged exponentially through the parallel combination of RT and RPH connected internally to VCC through MOSFET S1. The charge time of CT from 1/3 to 3/5 VCC is the on-time of the respective output gate driver, HO or LO. Once CT exceeds 3/5 VCC, MOSFET S1 is turned off, disconnecting RT and RPH from VCC. CT is then discharged exponentially through an internal resistor, RDT, through MOSFET S3 to COM. The discharge time of CT from 3/5 to 1/3 VCC is the dead-time (both off) of the output gate drivers, HO and LO. The selected value of CT together with RDT therefore program the desired dead-time (see Design Equations, page 12, Equations 1 and 2). Once CT discharges below 1/3 VCC, MOSFET S3 is turned off, disconnecting RDT from COM, and MOSFET S1 is turned on, connecting RT and RPH again to VCC. The frequency remains at the preheat frequency until the voltage on pin CPH exceeds 13V and the IC enters Ignition Mode. During the preheat mode, both the over-current protection and the DC bus under-voltage reset are enabled when pin CPH exceeds 7.5V.

### Ignition Mode (IGN)

The ignition mode is defined as the state the IC is in when a high voltage is being established across the lamp necessary for igniting the lamp. The IR2156 enters ignition mode when the voltage on pin CPH exceeds 13V.




Figure 4, Ignition circuitry.

Pin CPH is connected internally to the gate of a p-channel MOSFET (S4) (see Figure 4) that connects pin RPH with pin RT. As pin CPH www.irf.com

exceeds 13V, the gate-to-source voltage of MOSFET S4 begins to fall below the turn-on threshold of S4. As pin CPH continues to ramp towards VCC, switch S4 turns off slowly. This results in resistor RPH being disconnected smoothly from resistor RT, which causes the operating frequency to ramp smoothly from the preheat frequency, through the ignition frequency, to the final run frequency. The over-current threshold on pin CS will protect the ballast against a non-strike or open-filament lamp fault condition. The voltage on pin CS is defined by the lower half-bridge MOSFET current flowing through the external current sensing resistor RCS. The resistor RCS therefore programs the maximum allowable peak ignition current (and therefore peak ignition voltage) of the ballast output stage. The peak ignition current must not exceed the maximum allowable current ratings of the output stage MOSFETs. Should this voltage exceed the internal threshold of 1.3V, the IC will enter FAULT mode and both gate driver outputs HO and LO will be latched low.

### Run Mode (RUN)

Once the lamp has successfully ignited, the ballast enters run mode. The run mode is defined as the state the IC is in when the lamp arc is established and the lamp is being driven to a given power level. The run mode oscillating frequency is determined by the timing resistor RT and timing capacitor CT (see Design Equations, page 12, Equations 3 and 4). Should hard-switching occur at the half-bridge at any time due to an openfilament or lamp removal, the voltage across the current sensing resistor, RCS, will exceed the internal threshold of 1.3 volts and the IC will enter FAULT mode. Both gate driver outputs, HO and LO, will be latched low.

#### www.irf.com

#### DC Bus Under-voltage Reset

Should the DC bus decrease too low during a brown-out line condition or over-load condition, the resonant output stage to the lamp can shift near or below resonance. This can produce hardswitching at the half-bridge which can damage the half-bridge switches. To protect against this, pin VDC measures the DC bus voltage and pulls down on pin CPH linearly as the voltage on pin VDC decreases 10.9V below VCC. This causes the p-channel MOSFET S4 (Figure 4) to close as the DC bus decreases and the frequency to shift higher to a safe operating point above resonance. The DC bus level at which the frequency shifting occurs is set by the external RBUS resistor and internal RVDC resistor. By pulling down on pin CPH, the ignition ramp is also reset. Therefore, should the lamp extinguish due to very low DC bus levels, the lamp will be automatically ignited as the DC bus increases again. The internal RVDC resistor is connected between pin VDC and COM when CPH exceeds 7.5V (during preheat mode).

#### Fault Mode (FAULT)

Should the voltage at the current sensing pin, CS, exceed 1.3 volts at any time after the preheat mode, the IC enters fault mode and both gate driver outputs, HO and LO, are latched in the 'low' state. CPH is discharged to COM for resetting the preheat time, and CT is discharged to COM for disabling the oscillator. To exit fault mode, VCC must be recycled back below the UVLO negative-going turn-off threshold, or, the shutdown pin, SD, must be pulled above 5.1 volts. Either of these will force the IC to enter UVLO mode (see State Diagram, page 2). Once VCC is above the turn-on threshold and SD is below 4.5 volts, the IC will begin oscillating again in the preheat mode.

### IR2156

## International **IOR** Rectifier

### **Design Equations**

Note: The results from the following design equations can differ slightly from experimental measurements due to IC tolerances, component tolerances, and oscillator over- and under-shoot due to internal comparator response time.

### Step 1: Program Dead-time

The dead-time between the gate driver outputs HO and LO is programmed with timing capacitor CT and an internal dead-time resistor RDT. The dead-time is the discharge time of capacitor CT from 3/5VCC to 1/3VCC and is given as:

$$t_{DT} = C_T \cdot 1475$$
 [Seconds]

or

$$C_T = \frac{I_{DT}}{1475} \qquad \text{[Farads]} \qquad (2)$$

#### Step 2: Program Run Frequency

The final run frequency is programmed with timing resistor RT and timing capacitor CT. The charge time of capacitor CT from 1/3VCC to 3/5VCC determines the on-time of HO and LO gate driver outputs. The run frequency is therefore given as:

$$f_{RUN} = \frac{1}{2 \cdot C_T (0.51 \cdot R_T + 1475)} \quad \text{[Hertz]} \quad \text{(3)}$$

or

$$R_T = \frac{1}{1.02 \cdot C_T \cdot f_{RUN}} - 2892 \qquad \text{[Ohms] (4)}$$

### Step 3: Program Preheat Frequency

The preheat frequency is programmed with timing resistors RT and RPH, and timing capacitor CT. The timing resistors are connected in parallel internally for the duration of the preheat time. The preheat frequency is therefore given as:

$$f_{PH} = \frac{1}{2 \cdot C_T \cdot \left(\frac{0.51 \cdot R_T \cdot R_{PH}}{R_T + R_{PH}} + 1475\right)} \text{ [Hertz] (5)}$$

or

(1)

$$R_{PH} = \frac{\left(\frac{1}{1.02 \cdot C_T \cdot f_{PH}} - 2892\right) \cdot R_T}{R_T - \left(\frac{1}{1.02 \cdot C_T \cdot f_{PH}} - 2892\right)} \quad \text{[Ohms] (6)}$$

#### Step 4: Program Preheat Time

The preheat time is defined by the time it takes for the capacitor on pin CPH to charge up to 13 volts. An internal current source of 5uA flows out of pin CPH. The preheat time is therefore given as:

$$t_{PH} = C_{PH} \cdot 2.6e6 \qquad [Seconds] (7)$$

or

$$C_{PH} = t_{PH} \cdot 0.385e - 6$$
 [Farads] (8)

### Step 5: Program Maximum Ignition Current

The maximum ignition current is programmed with the external resistor RCS and an internal threshold of 1.3 volts. This threshold determines the overcurrent limit of the ballast, which can be exceeded when the frequency ramps down towards

International

resonance during ignition and the lamp does not ignite. The maximum ignition current is given as:

$$I_{IGN} = \frac{1.3}{R_{CS}}$$
 [Amps Peak] (9)

or

$$R_{CS} = \frac{1.3}{I_{IGN}} \qquad [Ohms] (10)$$

### Design Example: 42W-QUAD BIAX CFL

Note: The results from the following design example can differ slightly from experimental results due to IC tolerances, component tolerances, and oscillator over- and under-shoot due to internal comparator response time.

### Step 1: Program Dead-time

The dead-time is chosen to be 0.6us. Using Equation (2) gives the following result:

$$C_T = \frac{t_{DT}}{1475} = \frac{0.6e - 6}{1475} = 406pF \Longrightarrow 470pF$$

### Step 2: Program Run Frequency

The run frequency is chosen to be 43kHz. Using Equation (4) gives the following result:

$$R_{T} = \frac{1}{1.02 \cdot C_{T} \cdot f_{RUN}} - 2892$$
$$R_{T} = \frac{1}{1.02 \cdot 470 pF \cdot 43000} - 2892$$

$$R_T = 45,618\Omega \Longrightarrow 43k\Omega$$

www.irf.com

### Step 3: Program Preheat Frequency

The preheat frequency is chosen such that the lamp filaments are adequately heated within the preheat time. A preheat frequency of 70kHz was chosen. Using Equation (6) gives the following result:

$$R_{PH} = \frac{\left(\frac{1}{1.02 \cdot C_T \cdot f_{PH}} - 2892\right) \cdot R_T}{R_T - \left(\frac{1}{1.02 \cdot C_T \cdot f_{PH}} - 2892\right)}$$
$$R_{PH} = \frac{\left(\frac{1}{1.02 \cdot 470 \ pF \cdot 70000} - 2892\right) \cdot 43000}{43000 - \left(\frac{1}{1.02 \cdot 470 \ pF \cdot 70000} - 2892\right)}$$
$$R_{PH} = 71896 \ \Omega \Rightarrow 68 \ k\Omega$$

#### Step 4: Program Preheat Time

The preheat time of 500ms seconds was chosen. Using Equation (8) gives the following result:

$$C_{PH} = t_{PH} \cdot 0.385e - 6$$
  
 $C_{PH} = (500e - 3) \cdot (0.385e - 6)$   
 $C_{PH} = 0.192uF \Rightarrow 0.22uF$ 

### Step 5: Program Ignition Current

The maximum ignition current is given by the maximum ignition voltage and is chosen as 2.0Apk. Using Equation (10) gives the following result:

### **ADVANCE DATA**

## International

$$R_{CS} = \frac{1.3}{I_{IGN}}$$
$$R_{CS} = \frac{1.3}{2.0} = 0.65 Ohms \implies 0.61 Ohms$$


### Results

A fully-functional ballast was designed, built and tested using the calculated values. The values were then adjusted slightly in order to fulfill various ballast parameters (Table 1). The ballast was designed using the 'Typical Application Schematic' given on page 1.


Parameter	Description	Value	
fph	Preheat Frequency	68kHz	
Vph	Lamp Preheat Voltage	460Vpp	
tph	Preheat Time	700ms	
Rw:Rc	Filament Preheat Ratio	4:1	
Vign	Maximum Ignition Voltage	1500Vpp	
tign	Ignition Ramp Time	50ms	
frun	Running Frequency	47.5kHz	
Vrun	Running Lamp Voltage	180Vpk	
Pin	Running Ballast Input	42W	
	Power		

Table 1, 42W-Quad Biax Ballast Measured Results


### Waveforms




Waveform 1. Lamp filament voltage during preheat



Waveform 2. Lamp voltage during preheat, ignition and run modes



Waveform 3, Half-bridge and current sense voltage during run mode



Waveform 4, Lamp voltage and current sense pin during a failure-to-strike lamp fault condition.

www.irf.com

International **TOR** Rectifier


## IR2156

### **Bill Of Materials**

Schematic: Typical Application Diagram, Page 1 Lamp Type: 42W-Quad Biax Line Input Voltage: 120VAC

Item	Qty	Description	Designator	Value	Manufacturer	Part No.
1	1	Fuse	F1			
2	1	Filter Capacitor	CFILTER	0.1µF/400V		
3	1	Filter Inductor	LFILTER	330µH/0.5A		
4	2	Rectifier Diode	DRECT1, DRECT2	1N4007		
5	2	Electrolytic Capacitor	CELCAP1, CELCAP2	47µF/250V		
6	1	Resonant Inductor	LRES	1.25mH/1.5A		
7	1	Charge Pump Capacitor	CCP	470pF/1kV		
8	2	Charge Pump Diodes	DCP1, DCP2	1N4148		
9	1	Resonant Capacitor	CRES	6.8nF/1kV		
10	1	Snubber Capacitor	CSNUB	470pF/1kV		
11	2	Half-Bridge MOSFET	M1, M2	IRF730		
12	1	Current Sense Resistor	RCS	0.75R/0.5W		
13	1	Limit Resistor	R1	1k/0.25W		
14	1	Filter Capacitor	CCS	470pF/16V		
15	2	Supply Capacitor	CBOOT, CVCC1	0.1µF/25V		
16	1	Supply Capacitor	CVCC2	2.2µF/25V		
17	1	Bootstrap Diode	DBOOT	10DF6		
18	1	Ballast Control IC	IC1	IR2156		
19	2	Resistor	RSUPPLY, RBUS	1M/0.25W		
20	1	Timing Resistor	RT	39k/0.25W		
21	1	Timing Capacitor	СТ	470pF/25V		
22	1	Preheat Resistor	RPH	75k/0.25W		
23	1	Preheat Capacitor	CPH	0.22µF/25V		
24	1	Capacitor	CVDC	0.01µF/25V		
TOTAL	30					

### **ADVANCE DATA**



Data and specifications subject to change without notice. 6/21/2000

www.irf.com