

IR03H420

Features

- Output Power MOSFETs in half-bridge configuration
- 500V Rated Breakdown Voltage
- High side gate drive designed for bootstrap operation
- Matched propagation delay for both channels
- Independent high and low side output channels
- Undervoltage lockout
- 5V Schmitt-triggered input logic
- Half-Bridge output in phase with HIN
- Cross conduction prevention logic
- Internally set dead time

Description


The IR03H420 is a high voltage, high speed half bridge. Proprietary HVIC and latch immune CMOS technologies, along with the HEXFET® power MOSFET technology, enable ruggedized single package construction. The logic inputs are compatible with standard CMOS or LSTTL outputs. The front end features an independent high and low side driver in phase with the logic compatible input signals. The output features two HEXFETs in a half-bridge configuration with a high pulse current buffer stage designed for minimum cross-conduction in the half-bridge. Propagation delays for the high and low side power MOSFETs are matched to simplify use. The device can operate up to 500 volts.

HIGH VOLTAGE HALF-BRIDGE


Product Summary

| V _{IN} (max) | 500V |
|-----------------------------|-------------|
| t _{on/off} | 130 ns |
| t _{rr} | 270 ns |
| R _{DS(on)} | 3.0Ω |
| $P_D (T_A = 25 ^{\circ}C)$ | 2.0W |

Package



Typical Connection





Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

| | Parameter | | | |
|----------------------------------|--|------|-----------------------|-------|
| Symbol | Definition | Min. | Max. | Units |
| V _{IN} | High Voltage Supply | -0.3 | 500 | |
| V_{B} | High Side Floating Supply Absolute Voltage | -0.3 | 525 | |
| VO | Half-Bridge Output Voltage | -0.3 | V _{IN} + 0.3 | V |
| V _{IH} /V _{IL} | Logic Input Voltage (HIN & LIN) | -0.3 | V _{CC} + 0.3 | |
| V _{CC} | Low Side and Logic Fixed Supply Voltage | -0.3 | 25 | |
| dv/dt | Peak Diode Recovery dv/dt | | 3.5 | V/ns |
| P _D | Package Power Dissipation @ T _A ≤ +25°C | | 2.00 | W |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient | | 60 | °C/W |
| TJ | Junction Temperature | -55 | 150 | |
| Ts | Storage Temperature | -55 | 150 | ۰C |
| TL | Lead Temperature (Soldering, 10 seconds) | | 300 | |

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions.

| | Parameter | | | |
|----------------------------------|--|----------|-----------------|-------|
| Symbol | Definition | Min. | Max. | Units |
| V _B | High Side Floating Supply Absolute Voltage | VO + 10 | VO + 20 | |
| V_{IN} | High Voltage Supply | | 500 | V |
| VO | Half-Bridge Output Voltage | (note 1) | 500 | |
| Vcc | Low Side and Logic Fixed Supply Voltage | 10 | 20 | |
| V _{IH} /V _{IL} | Logic Input Voltage (HIN & LIN) | 0 | V _{CC} |] |
| I_D | Continuous Drain Current (T _A = 25°C) | | 0.7 | Α |
| | $(T_A = 85^{\circ}C)$ | | 0.5 | |
| T _A | Ambient Temperature | -40 | 125 | ∘C |

Note 1: Logic operational for VO of -5 to 500 V. Logic state held for VO of -5 to - VB.



Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC}, V_B) = 15V and T_A = 25°C unless otherwise specified. Switching time waveform definitions are shown in figure 2.

| | Parameter | | $T_A = 25^{\circ}C$ | | | |
|------------------|---|------|---------------------|------|-------|-------------------------|
| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
| t _{on} | Turn-On Propagation Delay (see note 2) | | 600 | 720 | | V _S = 0 V |
| t _{off} | Turn-Off Propagation Delay (see note 2) | | 90 | 200 | | $V_{S} = 500 \text{ V}$ |
| t _r | Turn-On Rise Time (see note 2) | | 80 | 120 | ns | |
| t _f | Turn-Off Fall Time (see note 2) | | 40 | 70 | | |
| MT | Delay Matching, HS & LS Turn-On/Off | | 30 | | | |
| DT | Deadtime, LS Turn-Off to HS Turn-On & HS Turn-On to LS Turn-Off | | 500 | 750 | | |
| t _{rr} | Reverse Recovery Time (MOSFET Body Diode) | | 260 | | | I _F = 0.7 A |
| Qrr | Reverse Recovery Charge (MOSFET Body Diode) | | 0.7 | | μC | $di/dt = 100A/\mu s$ |

Note 2: Switching times as specified and illustrated in figure 2 are referenced to the MOSFET gate input voltage. This is shown as HO in figure 2.

Static Electrical Characteristics


 V_{BIAS} (V_{CC} , V_{B}) = 15V and T_{A} = 25°C unless otherwise specified. The Input voltage and current levels are referenced to COM.

| | Parameter | Parameter $T_A = 25^{\circ}C$ | | ,C | | |
|------------------------|--|-------------------------------|------|------|-------|-------------------------|
| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
| Supply | Characteristics | | | | | |
| V _{CCUV+} | V _{CC} Supply Undervoltage Positive Going Threshold | 8.8 | 9.3 | 9.8 | ٧ | |
| V _{CCUV} - | V _{CC} Supply Undervoltage Negative Going Threshold | 7.5 | 8.2 | 8.6 | | |
| Iqcc | Quiescent V _{CC} Supply Current | | 140 | 240 | | |
| I_{QBS} | Quiescent V _{BS} Supply Current | | 20 | 50 | μA | |
| los | Offset Supply Leakage Current | | | 50 | | $V_{B} = V_{S} = 500V$ |
| Input Ch | naracteristics | | | | | |
| V_{IH} | Logic "1" Input Voltage | 2.7 | | | ٧ | $V_{CC} = 10V$ to $20V$ |
| V_{IL} | Logic "0" Input Voltage | | | 0.8 | | |
| I _{IN+} | Logic "1" Input Bias Current | | 20 | 40 | μA | |
| I _{IN-} | Logic "0" Input Bias Current | | | 1.0 | μΑ | |
| Output Characteristics | | | | | | |
| R _{DS(on)} | Static Drain-to-Source On-Resistance | | 3.0 | | Ω | $I_D = 700 \text{mA}$ |
| V_{SD} | Diode Forward Voltage | | 8.0 | | V | T _i = 150 °C |

IR03H420




Functional Block Diagram



Lead Definitions

| Lead | | | |
|-----------------|---|--|--|
| Symbol | Description | | |
| Vcc | Logic and internal gate drive supply voltage. | | |
| HIN | Logic input for high side Half Bridge output, in phase | | |
| LIN | Logic input for low side Half Bridge output, out of phase | | |
| V _B | High side gate drive floating supply. For bootstrap operation a high voltage fast recovery diode is needed to feed from V _{CC} to V _B . | | |
| V _{IN} | High voltage supply. | | |
| VO | Half-Bridge output. | | |
| COM | Logic and low side of Half-Bridge return. | | |

Lead Assignments



I\$R IR03H420




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Delay Matching Waveform Definitions





Figure 4. Deadtime Waveform Definitions

IR03H420 I**♀**



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).

Package Outline



WORLD HEADQUARTERS: 233 KANSAS ST., EL SEGUNDO, CA 90245 USA • (310)322-3331 • FAX (310)322-3332 • TELEX 472-0403 EUROPEAN HEADQUARTERS: HURST GREEN, OXTED, SURREY RH8 9BB, UK • (44)0883 713215 • FAX (944)0883 714234 • TELEX 95219

Sales Offices, Agents and Distributors in Major Cities Throughout the World.

Data and specifications subject to change without notice.

© 1996 International Rectifier Printed in U.S.A. 3-96