

HT9202A/B/C/D/F/G/H/L/S

1-Memory/2-Memory Tone/Pulse Dialer

Faxback Doc. # 9007546

Features

- · Universal specification
- Operating voltage: 2.0V~5.5V
- Low stand-by current
- Low memory retention current: 0.1µA (Typ.)
- Tone/pulse switchable
- Interface with LCD driver
- 32 digits for redialing
- · 32 digits for the SA memory dialing
- One-key redialing
- Pause and P→T key for PBX
- 4x4 keyboard matrix
- 3.58MHz crystal or ceramic resonator

- · Hand-free control
- Hold-line control
- Pause, P→T can be saved for redialing
- · Lock function for the HT9202L
- Resistor options:
 - M/B ratio
 - Flash function and flash time
 - Pause and P→T duration
 Pulse number
- · Memory number:
 - HT9202A/B/C/D/S: 2 memories
 - HT9202F/G/H/L: 1 memory

General Description

The HT9202 series tone/pulse dialers are CMOS LSIs for the telecommunication system. They are designed to meet various dialing specifications through resistor options matrix.

The HT9202 series tonc/pulse dialers are offered in various packages from 16 DIP to 24 SDIP. The 16 DIP version is suitable for low cost applications, while the 24 SDIP version supplies versatile functions such as: Hold-line, Hand-free and LCD dialing number display interface, all of which are suitable for feature phone applications.

The HT9202L provides a long distance call lock for PABX.


Selection Table

Function	Memory No.	Memory Dialing		Hand- Free	LCD Interface	Lock Function	Flash Function	Flash Time (ms)	Pulse No.	Tone Duration (ms)	Inter- Tone-Pause (ms)		
HT9202A		6.5					Control	600	N,N+1	82.5	85.5		
- 18 DIP	2	SA,R	_	_	-	_	Digit	600/300/98	10-N	02.5	65.5		
HT9202B				,			Control	600	N,N+1	82.5	85.5		
22 SDIP	2	SA,R	٧	√	_		Digit	600/300/98	10-N	02.0	05.5		
HT9202C		CAD			,		Control	600	N N+1	82.5	85.5		
- 20 DIP	2	SA,R	_	_	√		Digit	600/300/98	10-N	02.0	00.0		
HT9202D	2	64.0	7	4			Control	600	N.N+1	N.N+1	N N+1	82.5	85.5
- 24 SDIP	2	SA,R	V	N .	\V	_	Digit	600/300/98	10-N	02.0	65.5		
HT9202F	_	R					Control	600	N,N+1	N.N+1	82.5	85.5	
- 18 DIP	1	n	_	_	_	_	Digit	600/300/9B	10-N	02.5	00.0		
HT9202G		R					Control	600	N	100	106		
- 16 DIP	1	н	_	_	-		Digit	600/300/9B	10-N	100	100		
HT9202H		D/D					Control	600	N.N+1	82.5	85.5		
- 18 DIP	'	R/P	_	_		_	Digit	600/300/98	10-N	02.5	00.0		
HT9202L						1	Control	600	N,N+1	82.5	85.5		
- 18 DIP	1	ĸ	_	_	_	Digit 600/300/98		10-N	02.5	03.5			
HT9202S		C4.D	.1				Control	600	N,N+1	82.5	85.5		
20 DIP	2	SA,R	√			_	Digit	600/300/98	10-N	92.5	03.5		

8th Feb '96



Package Information




2

8th Feb '96



Keyboard Information




C2 C1 C3 Ç4 R1 1 2 3 R2 4 5 6 F R3 7. 8 9 R4 --***/T** 0 R/P

HT9202H

HT9202G: C4 = HKS


HT9202A/B/C/D/S

Block Diagram





HT9202F/G/H/L



Pin Description

Pin Name	I/O	Internal Connection	Description		
<u>C1</u> - <u>C4</u> <u>R1</u> - <u>R4</u>	I/O	CMOS IN/OUT	These pins construct a 4×4 keyboard matrix to perform the keyboard input detecting and dialing specification setting functions. When on-hook $(\overline{HKS}=high)$ all the pins are set to high. While off-hook the column group $(C1\sim C4)$ stays low and the row group $(\overline{R1}\sim R4)$ is set to high for key input detecting. An inexpensive single contact 4×4 keyboard can be used as an input device. Pressing a key connects a single column to a single row, and actuates the system oscillator to result in a dialing signal output. If more than two keys are pressed at the same time, no response can be brought about. The key-in debounce time is 20ms. Refer to the keyboard table for keyboard arrangement and to the functional description for dialing specification selection.		
X1	I	OSCILLATOR	The system oscillator consists of an inverter, a bias resistor and the necessary load capacitor on chip. Connecting a standard 3.579545MHz crystal or ceramic resonator to X1 and		
X2 O			X2 terminals can implement the oscillator function. The oscillator is turned off in the stand-by mode, and is actuated whenever a keyboard entry is detected.		
XMUTE	О	NMOS OUT	The $\overline{\text{XMUTE}}$ is an NMOS open drain structure pulled to VSS during dialing signal transmitting. Otherwise, it is an open circuit. The $\overline{\text{XMUTE}}$ is used to mute the speech circuit when transmitting the dial signal.		




Pin Name	I/O	Internal Connection	Description
ПК S	I	CMOS IN	This pin is used to monitor the status of the hook-switch and its combination with HFI can control the \overline{PO} pin output to make or break the line. $\overline{HKS}=VDD$: On-hook state ($\overline{PO}=low$). Except HFI/ \overline{HDI} (hand-free/hold-line control input), other functions are all disabled. $\overline{HKS}=VSS$: Off-hook state ($\overline{PO}=high$). The chip is in the stand-by mode and ready to receive the key input.
PO	0	CMOS OUT	This pin is a CMOS output structure which receives \overline{HKS} and HFO signals to control the dialer so as to connect or disconnect the telephone line. \overline{PO} outputs low to break line when \overline{HKS} is high (on-hook) and HFO is low (hand-free inactive). \overline{PO} outputs high to make line when \overline{HKS} is low (off-hook) or HFO is high or HDO is high. During the off-hook state, the pin also outputs the dialing pulse train in pulse mode dialing. While in the tone mode, this pin is always high.
MODE	I/O	CMOS IN/OUT	This is a three-state input/output pin, provided to the user for selecting a dialing mode among Tone/20pps/10pps. MODE=VDD: Pulse mode, 10pps. MODE=OPEN: Pulse mode, 20pps. MODE=VSS: Tone mode. During the pulse mode dialing, switching this pin to the tone mode changes the following entrance of digits to the tone mode. When the chips are working in the tone mode, the switching from tone to the pulse mode will be recognized.
DTMF	0	CMOS OUT	This pin is active only when the chip transmits tone dialing signals. Otherwise, it always outputs low. The pin outputs tone signals to drive the external transmitter amplifier circuit. The load resistor should not be less than $5K\Omega$.
HDI	I	CMOS IN Pull-High	This pin is a schmitt trigger input structure. Active low. Applying a negative going pulse to this pin can toggle the HDO output once. An external RC network is recommanded to use for the input debouncing. The pull-high resistance is $200 \mathrm{K}\Omega$ typically.
HDO	0	CMOS OUT	The HDO is a CMOS output structure. Its output is toggle-controlled by a negative transition on \overline{HDI} . When HDO is toggled to high, \overline{PO} keeps high to hold the line. The hold function can be released by setting HFO high or by an on-off hook operation or by another \overline{HDI} input. The HDO pin can directly drive the HT3810 series melody generator to produce hold-line back ground melody. Refer to the functional description for the hold-line function.



Pin Name	I/O	Internal Connection	Description
HFI	I	CMOS IN Pull-Low	This pin is a schmitt trigger input structure. Active high. Applying a positive going pulse to HFI can toggle the HFO once and hence control the hand-free function. The pull-low resistance of HFI is $200 \mathrm{K}\Omega$ typically. An external RC network is recommanded to use for the input debouncing.
HFO	0	CMOS OUT	The HFO is a CMOS output structure. Its output is toggle-controlled by a positive transition on HFI pin. When HFO is high, the hand-free function is enabled and PO outputs high to connect the line. The hand-free function can be released by setting HDO high or by an on-off-hook operation or by another HFI input. Refer to the functional description for the hand-free functional operation.
LOCK	I/O	CMOS IN/OUT	This is a three-state input/output pin, provided to the user for controlling the long distance call function with a lock-switch. LOCK=VDD: Normal dialing. LOCK=OPEN: "0, 9" is inhibited for use as the first key input. LOCK=VSS: "0" is inhibited for use as the first key input.
DOUT	0	NMOS OUT	This is an NMOS open drain output pin. It outputs the BCD code of the dialing digits to the LCD driver chip (HT16XX series) or μC for dialing number display. Refer to the functional description for the detailed timing.
CLOCK	0	NMOS OUT	NMOS open drain output. When dialing, it outputs a series of pulse trains for the DOUT data synchronization. The DOUT data is valid at the falling edge of clock.
VDD	I		Positive power supply, $2.0V \sim 5.5V$ for normal operation.
VSS	I		Negative power supply

Approximate Internal connection circuits





Absolute Maximum Ratings

Supply Voltage -0.3V to 6V Input Voltage $V_{SS}-0.3$ to $V_{DD}+0.3V$ Storage Temperature $-50^{\circ}C$ to $125^{\circ}C$ Operating Temperature $-20^{\circ}C$ to $75^{\circ}C$

Electrical Characteristics

(F_{OSC}=3.5795MHz, Ta=25°C)

	Parameter 1			ondition	Min.			
Symbol	Parameter	V _{DD}	С	Condition		Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_		2		5.5	V
			Pulse	Off-hook		0.2	1	mA
I_{DD}	Operating Current	2.5V	Tone	Keypad entry No load	_	0.6	2	mA
I _{STB}	Stand-by Current	1V	On-ho No ent	ok, no load try			1	μА
VR	Memory Retention Voltage	_		_	1	_	5.5	V
IR	Memory Retention Current	1V	On-ho	ok	_	0.1	0.2	μA
VIL	Input Low Voltage	_		_	V_{SS}	_	$0.2V_{\mathrm{DD}}$	V
V_{IH}	Input High Voltage	_			$0.8V_{\mathrm{DD}}$	_	V_{DD}	V
I _{XMO}	XMUTE Leakage Current	_	VXMUTE=12V No entry			_	1	μА
IOLXM	XMUTE Sink Current	2.5V	2.5V VXMUTE=0.5V		1	_	_	mA
I HKS	HKS Pin Input Current	2.5V	V _{HKS} =	2.5V		_	0.1	μA
RHFI	HFI Pull-Low Resistance	2.5V	V _{HFI} =	2.5 V	_	200	_	ΚΩ
RHDI	HDI Pull-High Resistance	2.5V	2.5V V _{HDI} =0V			200		ΚΩ
I _{OH1}	Keypad Pin Source Current	2.5V	V _{OH} =0)V	-4	_	-40	μΑ
Ioli	Keypad Pin Sink Current	2.5V	V _{OL} =2	.5V	200	400		μΑ
I _{OH2}	HFO Pin Source Current	2.5V	V _{OH} =2	2V	-1		_	mΑ
I _{OL2}	HFO Pin Sink Current	2.5V	V _{OL} =0	.5V	1		L — '	mΑ
Іонз	HDO Pin Source Current	2.5V	V _{OH} =2	2V	-1			mA
I _{OL3}	HDO Pin Sink Current	2.5V	V _{OL} =0	.5V	1			mΑ
T_{FP}	Pause Time After Flash		Contro	ol key		0.2		s
1 FP	rause Time Arter Flash		Digit key			1	_	3
T_{RP}	Onc-key Redialing Pause Time	e — One-key redial		ey redialing	_	1	_	s
T _{DB}	Key-in Debounce Time					20	_	ms
T_{BRK}	Break Time for One-key Redialing		One-k	ey redialing	_	2	_	s
Fosc	System Frequency	_	Crysta	ıl=3.5795MHz	3.5759	3.5795	3.5831	MHz

Pulse Mode Electrical Characteristics

(F_{OSC}=3.5795MHz, Ta=25°C)

Samb of	Parameter		Test Condition	Min.	Tues	B.f.	Unit	
Symbol	Parameter	V_{DD}	Condition	WIIII.	Тур.	Max.		
IPOH	PO Output Source Current	2.5V	V _{OH} =2V	-0.2		_	mA	
IPOL	PO Output Sink Current	2.5V	V _{OL} =0.5V	0.2	0.6	_	mA	
PR	Pulse Rate		MODE pin is connected to V _{DD} .	_	10			
PK	ruise Kate		MODE pin is opened.		20	_	pps	
M/D	Mala/Darah Dark		A resistor is linked between R2 and C1.	_	33:66	_	- %	
M/B	Make/Break Ratio		No resistor is linked between $\overline{R2}$ and $\overline{C1}$.		40:60	_		
T	D. L. v. Tr		M/B ratio=40:60	_	40 (10pps) 20 (20pps)	s)		
Тррр	Prc-digit-pause Time	<u> </u>	M/B ratio=33:66	_	33 (10pps) 17 (20pps)	_	ms	
,,,	I Ti		Pulse rate=10pps	_	800			
T _{IDP}	Inter-digit-pause Time	-	Pulse rate=20pps		500		ms	
T.			A resistor is linked between R2 and C1.	_	33 (10pps) 17 (20pps)			
T _M	Pulse Make Duration	_	No resistor is linked between $\overline{R2}$ and $\overline{C1}$.		40 (10pps) 20 (20pps)		ms	
T	D.1. D. 1.D		A resistor is linked between R2 and C1.	_	66 (10pps) 33 (20pps)	_		
Тв	Pulse Break Duration		No resistor is linked between R2 and C1.	_	60 (10pps) 30 (20pps)		ms	

Tone Mode Electrical Characteristics

 $(F_{OSC}{=}3.5795MHz,\,Ta{=}25^{\circ}C)$

01-1	D		Test Condition	Min	Тур.	Max.	Unit
Symbol	Parameter	V_{DD}	Condition	Min.			
V _{TDC}	DTMF Output DC Level	_		$0.45V_{\mathrm{DD}}$	_	0.7V _{DD}	V
ITOL	DTMF Sink Current	2.5V	V _{DTMF} =0.5V	0.1	_	_	mA
VTAC	DTMF Output AC Level	_	Row group, R _L =5KΩ	0.12	0.155	0.18	Vr.m.s

8th Feb '96



C	Parameter		Test C	ondition	Min	Tues	Max.	Unit
Symbol	Parameter	V_{DD}	Condition		Min.	Typ.	Max.	Onit
RL	DTMF Output Load	2.5V	THD≤-	-23dB	5	_	_	KΩ
Acr	Column Pre-emphasis	2.5V	Row gr	oup=0dB	1	2	3	dB
THD	Tone Signal Distortion	2.5V	2.5V R _L =5KΩ		_	-30	-23	dB
Т			Auto- redial	HT9202A/B/C/ D/F/H/L/S	_	82.5	_	ms
T _{TMIN}	Minimum Tone Duration	_		HT9202G	_	100		ms
T	Minimum Inter-tone Pause	_	Auto- redial	HT9202A/B/C/ D/F/H/L/S	_	85.5	_	ms
Тітрм				HT9202G	_	106	_	ms

THD (Distortion) (dB) = 20 log ($\sqrt{V1^2 + V2^2 + ... + Vn^2} / \sqrt{Vi^2 + Vh^2}$)

Vi, Vh: Row group and column group signals

V1, V2, ... Vn: Harmonic signals (BW=300Hz~3500Hz)

Functional Description

Keyboard matrix

The $\overline{C1}\sim\overline{C4}$ and $\overline{R1}\sim\overline{R4}$ make up of a keyboard matrix. Together with a standard 4×4 keyboard, the keyboard matrix is used for dialing entrance. In addition, the keyboard matrix provides resistor option for different dialing specification selections. The keyboard arrangement for each of the HT9202 series are listed in **Keyboard Information**.

Tone frequency

Т М	Output Fred	% Error	
Tone Name	Specified	Actual	% Error
R1	697	699	+0.29%
R2	770	766	-0.52%
R3	852	847	-0.59%
R4	941	948	+0.74%
<u>C1</u>	1209	1215	+0.50%
C2	1336	1332	-0.30%
C3	1477	1472	-0.34%

[%] Error does not contain the crystal frequency drift.