

Features

- Operating voltage: 5.0V
- Long delay time
 - 0.8 seconds (SEL=VSS, 256K DRAM)
 - 0.2 seconds (SEL=VDD/open, 64K DRAM)
- 25KHz sampling rate
- Continuous variable delay time
- A built-in pre-amplifier
- Low distortion
- High S/N ratio
- Wide frequency response
- PCM 10 bit A/D and D/A converters
- 24 pin DIP package

Applications

- Mixers
- Karaoke systems
- Echo generators
- Sound effect generators


General Description

The HT8955A is a CMOS LSI of a digital audio signal delay processor. It is designed for applications on audio systems including echo generators, Karaoke systems, sound effect generators, etc.


The LSI consists of a built-in pre-amplifier, on-chip oscillator, DRAM interface, 10 bit A/D and D/A converters as well as control logic. It provides continuously adjustable delay time up to 0.8/0.2 seconds at a sampling rate of 25KHz

when combined with an external DRAM (41256/4164). The HT8955A is superior to an conventional BBD delay unit in its low distortion, high S/N ratio in addition to long delay time. Its sophisticated low pass filter will not end in normal applications due to a high sampling rate (25~50KHz). Given this, the HT8955A is excellent for applications on audio delay systems. It is offered in a 24 pin dual-in-line package.


Pin Assignment



Block Diagram



Pad Coordinates

Unit: μm

Chip size: $2170 \times 2200 (\mu\text{m})^2$

* The IC substrate should be connected to VDD in the PCB layout artwork.

Pin Description

Pin No.	Pin Name	I/O	Internal Connection	Description
1	BIAS	O	OP Non-inverting	Bias of an internal pre-amplifier It connects to a decoupling capacitor.
2	IN	I	OP Inverting	Audio signal input pin (inverting)
3	PREO	O	OP Output	Pre-amplifier output pin
4	OUT	O	—	Delayed audio signal output pin
5	SEL	I	Pull-High	DRAM type selection: VDD or Open: 64Kb VSS: 256Kb
6	OSC1	I	—	System oscillator input
7	OSC2	O	—	System oscillator output
8	OSC3	I	—	Delay time control oscillator input
9	OSC4	O	—	Delay time control oscillator output
10	VSS	I	—	Negative power supply (GND)
11	A6	O	CMOS Out	It connects to DRAM A6.
12	A7	O	CMOS Out	It connects to DRAM A7.

Pin No.	Pin Name	I/O	Internal Connection	Description
13	A5	O	CMOS Out	It connects to DRAM A5.
14	A4	O	CMOS Out	It connects to DRAM A4.
15	A3	O	CMOS Out	It connects to DRAM A3.
16	A2	O	CMOS Out	It connects to DRAM A2.
17	A1	O	CMOS Out	It connects to DRAM A1.
18	A0	O	CMOS Out	It connects to DRAM A0.
19	RASB	O	CMOS Out	It connects to DRAM RASB.
20	WRB	O	CMOS Out	It connects to DRAM WRB.
21	DATA	I/O	CMOS I/O	Data I/O pin
22	A8	O	CMOS I/O	It connects to DRAM A8.
23	CASB	O	CMOS I/O	It connects to DRAM CASB.
24	VDD	I	—	Positive power supply

Absolute Maximum Ratings

Supply Voltage -0.3V to 6V Storage Temperature..... -50°C to 125°C
Input Voltage..... $V_{SS}-0.3V$ to $V_{DD}+0.3V$ Operating Temperature..... -20°C to 70°C

Electrical Characteristics

($T_a=25^{\circ}C$)


Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		VDD	Condition				
V_{DD}	Operating Voltage	—	—	4.5	5.0	5.5	V
I_{OP}	Operating Current	5V	No load, $F_{OSC}=640KHz$	—	2.5	8	mA
A_v	Pre-amplifier Voltage Gain	5V	$R_L > 100K\Omega$ Open loop	—	2000	—	V/V
A_v	Comparator Voltage Gain	5V	$R_L > 100K\Omega$ Open loop	—	2000	—	V/V
V_{IL}	"L" Input Voltage	—	—	0	—	$0.3V_{DD}$	V
V_{IH}	"H" Input Voltage	—	—	$0.7V_{DD}$	—	V_{DD}	V
V_{OMAX}	Maximum Output Voltage	5V	$R_L > 470K\Omega$	1	1.5	—	V

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V _{DD}	Condition				
T _d	Maximum Delay Time	5V	SEL=open, 25KHz sampling rate	0.15	0.2	—	s
T _d		5V	SEL=VSS, 25KHz sampling rate	0.6	0.8	—	s
S/N	Signal to Noise Ratio	5V	V _O =1V, 400Hz BW=10KHz	—	55	—	dB
THD	Total Harmonic Distortion	5V	V _O =1V, 400Hz BW=7KHz	—	0.5	—	%

Functional Description

The HT8955A is a single chip LSI with an external DRAM. It is designed for processing audio signal delay. The LSI includes a built-in pre-amplifier, 10 bit A/D and D/A converters. The A/D and D/A converters ensure a low distortion as well as a high S/N ratio of the audio delay system. The LSI, in addition, provides 2 sets of oscillation circuit for system sampling rate and audio echo delay time.


Playing function block diagram



System oscillator

The HT8955A provides 2 oscillator for sampling rate and echo delay time individually. The oscillator of sampling rate requires an external resistor between the OSC1 and OSC2 pins. A higher sampling rate (25~50KHz) can thus be derived by adjusting the oscillation resistor without a sophisticated low pass filter. The oscillator of delay time, on the other hand, demands an external resistor between the OSC3 and OSC4 pins. By altering the oscillation resistor, its delay time can be continuously adjusted up to 0.8/0.2 seconds at a 25KHz sampling rate

for DRAM of 256Kb/64Kb.



DRAM selection

The HT8955A can interface with a DRAM for storing delay signals. The type along with maximum delay time of DRAM is decided by the status of the SEL pin as shown:

SEL Connection	DRAM Type	Delay Time
VDD or Open	64Kb	0.2 seconds
VSS	256Kb	0.8 seconds