DS07-13607-3E

16-bit Proprietary Microcontroller

CMOS

F²MC-16L MB90650A Series

MB90652A/653A/P653A/654A/F654A

DESCRIPTION

The MB90650A series are 16-bit microcontrollers designed for high speed real-time processing in consumer product applications such as controlling celluar phones, CD-ROMs, or VTRs. Based on the F²MC^{*1}-16L CPU core, an F²MC-16L is used as the CPU. This CPU includes high-level language-support instructions and robust task switching instructions, and additional addressing modes. In order to reduce the consumption current, dual-clock (main/sub) is used. Furthermore, low consumption power supply is achieved by using stop mode, sleep mode, watch mode, pseudo-watch mode, CPU intermittent operation mode.


Microcontrollers in this series have built-in peripheral resources including 10-bit A/D converter, 8-bit D/A converter, UART, 8/16-bit PPG, 8/16-bit up/down counter/timer, I²C interface⁺², 8/16-bit I/O timer (input capture, output compare, and 16-bit free-run timer).

- *1:F²MC stands for FUJITSU Flexible Microcontroller.
- *2:Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

FEATURES

F²MC-16L CPU

- Minimum execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication) maximum multiplier = 4
- Instruction set optimized for controller applications
 Object code compatibility with F²MC-16(H)



(Continued)

Wide range of data types (bit, byte, word, and long word) Improved instruction cycles provide increased speed Additional addressing modes: 23 modes High code efficiency Access methods (bank access, linear pointer) High precision operations are enhanced by use of a 32-bit accumulator Extended intelligent I/O service (access area extended to 64 Kbytes) Maximum memory space: 16 Mbytes

 Enhanced high level language (C) and multitasking support instructions Use of a system stack pointer Enhanced pointer indirect instructions Barrel shift instructions

- Improved execution speed: Four byte instruction queue
- Powerful interrupt function
- Automatic data transfer function that does not use instruction (extended I²OS)

■ PRODUCT LINEUP


Part number	MB90652A	MB90653A	MB90P653A	MB90V650A	MB90654A	MB90F654A	
Classification	Mask ROM product		OTPROM product	For evaluation	Mask ROM product	FLASH product	
ROM size	64 Kbytes	128	Kbytes		256	Kbytes	
RAM size	3 Kbytes		5 Kbytes	ł	8 K	bytes	
Power supply voltage	2.2 V	to 3.6 V	2.7 V to	5.5 V	2.2 V to 3.6 V	2.4 V to 3.6 V	
CPU functions	Instructi Instructi Data bit Minimur	nber of instructio on bit length: on length: length: n execution time t processing time	:	340 8/16 bits 1 to 7 bytes 1/4/8/16/32 bits 62.5 ns/4 MHz (F 1.0 μs/16 MHz (n			
Ports	I/O ports I/O ports Total:	s (N-channel ope s (CMOS):	en-drain):	4 75 (Input pull-up Can be set a 79	resistors available s N-channel oper		
A/D converter	10-bit r Conversion t	s : 8 channels esolution ime : minimum /16 MHz	Analog inputs 10-bit res Conversion time : µs/8 أ	solution minimum 12.25	Analog inputs : 8 channels 10-bit resolution Conversion time : minimum 6.13 μs/16 MHz		
D/A converter				independent), on, R-2R type			
8/16-bit up/down counter/timer		16 k	bits \times 1 channel/8 bit Includes reload an				
I ² C interface				annel ve mode availabl	е		
UART			Clock synchrono	annel us communicatio ous communicatio			
I/O extended serial interface			8 bits × 2 LSB-first or MSB-fir	2 channels st operation selec	able		
8/16-bit PPG		8 bit	ts $ imes$ 2 channels/16 b	its $ imes$ 1 channel se	electable		
16-bit I/O timer	(Input ca	apture $ imes$ 2 chann	1 ch els, output compare	annel \times 4 channels, an	d free-run timer ×	1 channel)	
DTP/external interrupt			8 ir	nputs			
Timer functions	Timebase timer (18-bit)/watchdog timer (18-bit)/watch timer (15-bit)						
DTMF generator	Supports every ITU-T (CCITT) tone for output (Internal 16 MHz shall be used for DTMF generator).						
Low-power consumption modes	CPU intermittent operation mode, sub clock mode, stop mode, sleep mode, watch mode, pseudo-watch mode						
PLL function	(S	et a multiplier th	Selectable m at does not exceed	ultiplier: 1/2/3/4 the assured opera	ation frequency ra	inge.)	
Other			V _{PP} is shared with the MD2 pin (for EPROM programming)		_		
Package	FPT-	100P-M05, FPT-		PGA-256C-A02	FPT-100P-M05	, FPT-100P-M06	

Notes: • MB90V650A device is assured only when operate with the tools, under the condition of power supply voltage: 2.7 V to 3.3 V, operating temparature: 0°C to 70°C and operating frequency: 1.5 MHz to 8MHz

• For more information about each package, see seciton "PACKAGE DIMENSIONS".

■ PIN ASSIGNMENT

PrincipalPrinc		(Top view)	
P22/A18 1 P22/A18 1 P22/A18 1 P23/A19 2 P23/A19 6 P23/A19 6 P23/A19 6 P23/A19 6 P3/AND			
P22/A18 1 0 75 RST P23/A19 2 74 PA1/OUT1 P24A20 3 72 PA0/OUT0 P25/A21 4 72 P97/IN1 P26/A21 4 72 P97/IN1 P26/A21 5 71 P96/IN0 P27/A23 6 70 P95/ZIN1 P30/ALE 7 69 P94/BIN1 P30/ALE 7 69 P94/BIN1 P31/RD 8 66 P91/BIN0 P33/WRH 10 66 P91/BIN0 P33/WRH 11 66 P91/BIN0 P33/WRH 11 66 P91/P0611 P36/RDY 14 66 P96/P0610 P36/RDY 14 66 P66/P0610 P36/RDY 14 66 P66/P0610 P36/RDY 14 66 P66/P0610 P36/RDY 14 56 P60/P0600 P41/SOT1 20 56 DTMF Vc2 21 58 P66/SKC1 <td></td> <td></td> <td></td>			
	P23/A19 2 P24/A20 3 P25/A21 4 P26/A22 5 P27/A23 6 P30/ALE 7 P31/RD 8 Vss 9 P32/WRL 10 P33/WRH 11 P34/HRQ 12 P35/HAK 13 P36/RDY 14 P37/CLK 15 P40/SIN0 16 P41/SOT0 17 P42/SCK0 18 P43/SIN1 19 P44/SOT1 20 Vcc2 21 P45/SCK1 22 P46/ADTG 23 P47 24	7 75 11 RST 74 10 PA1/OUT1 PA1/OUT1 73 11 PA1/OUT0 PA1/OUT1 73 11 11 Pa1/OUT0 72 11 Pa1/OUT0 Pa1/OUT0 74 11 Pa1/OUT0 Pa1/OUT0 74 11 Pa1/OUT0 Pa1/OUT0 74 11 Pa1/OUT0 Pa1/OUT0 75 11 Pa1/OUT0 Pa1/OUT0 75 11 Pa1/OUT0 Pa1/OUT0 75 11 Pa1/OUT0 Pa1/OUT0 76 11 Pa1/OUT0 Pa1/OUT0	
		(FF1-100F-1005)	



σī

■ PIN DESCRIPTION

Pin no.		Din nome	Circuit	F ound them	
LQFP*1	QFP*2	Pin name	type	Function	
80	82	X0	А	Crystal oscillator pin	
81	83	X1	А	Crystal oscillator pin	
77	79	X1A	В	Crystal oscillatort pins (32 kHz)	
78	80	X0A	В	Crystal oscillatort pins (32 kHz)	
47 to 49	49 to 51	MD0 to MD2	D	Operating mode selection pins Connect directly to Vcc or Vss.	
50	52	TEST	D	Test input pin This pin must always be fixed to "H".	
75	77	RST	С	Reset input pin	
83 to 90	85 to 92	P00 to P07	E (STBC)	General-purpose I/O ports Pull-up resistors can be set (RD07 to RD00 = "1") using the pull-up resistor setting register (RDR0). The setting does not apply for ports set as outputs (D07 to D00 = "1": invalid at the output setting).	
		AD00 to AD07		In external bus mode, the pins function as the lower data I/O or lower address outputs (AD00 to AD07).	
91 to 98	93 to 100	P10 to P17	E (STBC)	General-purpose I/O ports Pull-up resistors can be set (RD17 to RD10 = "1") using the pull-up resistor setting register (RDR1). The setting does not apply for ports set as outputs (D17 to D10 = "1": invalid at the output setting).	
		AD08 to AD15		In 16-bit external bus mode, the pins function as the upper data I/O or middle address outputs (AD08 to AD15).	
99, 100, 1 to 6	1, 2, 3 to 8	P20, P21, P22 to P27	l (STBC)	General-purpose I/O ports In external bus mode, pins for which the corresponding bit in the HACR register is "0" function as the P20 to P27 pins.	
		A16, A17, A18 to A23		In external bus mode, pins for which the corresponding bit in the HACR register is "1" function as the upper address output pins (A16 to A23).	
7	9	P30	l (STBC)	General-purpose I/O port Functions as the ALE pin in external bus mode.	
		ALE		Functions as the address latch enable signal.	
8	10	P31	l (STBC)	General-purpose <u>I/O</u> port Functions as the RD pin in external bus mode.	
		RD		Functions as the read strobe output (\overline{RD}) .	
10	12	P32	l (STBC)	General-purpose I/O port Functions as the WRL pin in external bus mode if the WRE bit in the ECSR register is "1".	
		WRL		Functions as the lower data write strobe output (\overline{WRL}).	

*1: FPT-100P-M05

*2: FPT-100P-M06

LQFP*1 QFP*2 Finitiante type Function 11 13 P33 I General-purpose I/O port Functions as the WRH pin in 16-bit external bus mode if the WRE bit in the ECSR register is "1". 12 14 P34 I General-purpose I/O port Functions as the upper data write strobe output (WRH). 12 14 P34 I General-purpose I/O port Functions as the HRQ pin in external bus mode if the HDE bit in the ECSR register is "1". 13 15 P35 I General-purpose I/O port Functions as the hold request input pin (HRQ). 14 16 P36 I General-purpose I/O port Functions as the hold acknowledge output (HAK) pin. 14 16 P36 I General-purpose I/O port Functions as the RDY pin in external bus mode if the RYE bit the ECSR register is "1". 15 17 P37 I General-purpose I/O port Functions as the external ready input (RDY) pin. 16 18 P40 H General-purpose I/O port Functions as the machine cycle clock output (CLK) pin. 17 19 P41 G General-purpose I/O port (STBC) Functions as the UART0 seral input (SIN0). 17	Pin	no.	Dia mana	Circuit	E	
Image: Normal system Image: No	LQFP*1	QFP*2	Pin name		Function	
12 14 P34 I (STBC) General-purpose I/O port Functions as the HRQ pin in external bus mode if the HDE bin in the ECSR register is "1". 13 15 P35 I (STBC) General-purpose I/O port Functions as the hold request input pin (HRQ). 14 16 P36 I (STBC) General-purpose I/O port Functions as the hold acknowledge output (HAK) pin. 14 16 P36 I (STBC) General-purpose I/O port Functions as the hold acknowledge output (HAK) pin. 14 16 P36 I (STBC) General-purpose I/O port Functions as the PDY pin in external bus mode if the RYE bit the ECSR register is "1". 15 17 P37 I (STBC) General-purpose I/O port Functions as the external ready input (RDY) pin. 16 18 P40 H (STBC) General-purpose I/O port Functions as the machine cycle clock output (CLK) pin. 17 19 P41 G (STBC) General-purpose I/O port Functions as the UART0 serial input (SIN0). 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 17 19	11	13	P33	(STBC) Functions as the WRH pin in 16-bit external bus mode		
Image: Hard Hard Hard Hard Hard Hard Hard Hard			WRH		Functions as the upper data write strobe output (\overline{WRH}).	
13 15 P35 I (STBC) General-purpose I/O port Functions as the HAK pin in external bus mode if the HDE bit the ECSR register is "1". Functions as the hold acknowledge output (HAK) pin. 14 16 P36 I (STBC) General-purpose I/O port Functions as the hold acknowledge output (HAK) pin. 14 16 P36 I (STBC) General-purpose I/O port Functions as the ROP pin in external bus mode if the RYE bit the ECSR register is "1". 15 17 P37 I (STBC) General-purpose I/O port Functions as the external ready input (RDY) pin. 16 18 P40 H (STBC) General-purpose I/O port Functions as the machine cycle clock output (CLK) pin. 16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0": invalid at the input setting). 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).	12	14	P34	I (STBC)	Functions as the HRQ pin in external bus mode if the HDE bit	
Image: Har in the intervent of the			HRQ		Functions as the hold request input pin (HRQ).	
14 16 P36 I (STBC) General-purpose I/O port Functions as the RDY pin in external bus mode if the RYE bit the ECSR register is "1". 15 17 P37 I Functions as the external ready input (RDY) pin. 15 17 P37 I General-purpose I/O port Functions as the external bus mode if the CKE bit the ECSR register is "1". 16 18 P40 H General-purpose I/O port Functions as the machine cycle clock output (CLK) pin. 16 18 P40 H General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0": invalid at the input setting). 17 19 P41 G (STBC) General-purpose I/O port Functions as the UART0 serial input (SIN0). 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).	13	15	P35	I (STBC)	Functions as the HAK pin in external bus mode if the HDE bit in	
RDY Functions as the RDY pin in external bus mode if the RYE bit the ECSR register is "1". 15 17 P37 I (STBC) General-purpose I/O port Functions as the external ready input (RDY) pin. 15 17 P37 16 18 P40 H (STBC) General-purpose I/O port Functions as the external bus mode if the CKE bit the ECSR register is "1". Functions as the machine cycle clock output (CLK) pin. 16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0": invalid at the input setting). 17 19 P41 G General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).			HAK		Functions as the hold acknowledge output (HAK) pin.	
15 17 P37 I (STBC) General-purpose I/O port Functions as the CLK pin in external bus mode if the CKE bit the ECSR register is "1". 16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). 16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). 16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 18 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". 18 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in t	14	16	P36	I (STBC)	Functions as the RDY pin in external bus mode if the RYE bit in	
Image: CLK (STBC) Functions as the CLK pin in external bus mode if the CKE bit the ECSR register is "1". 16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0": invalid at the input setting). 17 19 P41 G (STBC) General-purpose I/O port Functions as the UART0 serial input (SIN0). 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).			RDY		Functions as the external ready input (RDY) pin.	
16 18 P40 H (STBC) General-purpose I/O port When UART0 is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0": invalid at the input setting). 17 19 P41 G (STBC) General-purpose I/O port Functions as the UART0 serial input (SIN0). 17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).	15	17	P37	I (STBC)	Functions as the CLK pin in external bus mode if the CKE bit in	
(STBC)(STBC)When UART0 is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0": invalid at the input setting).1719P41G (STBC)General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).			CLK	_	Functions as the machine cycle clock output (CLK) pin.	
17 19 P41 G (STBC) General-purpose I/O port Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).	16	18	P40		When UARTO is operating, the data at the pin is used as the serial input (SIN0). Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D40 = "0":	
(STBC) Functions as the SOT0 pin if the SOE bit in the UMC register "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting).			SIN0		Functions as the UART0 serial input (SIN0).	
	17	19	P41		Functions as the SOT0 pin if the SOE bit in the UMC register is "1". Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0":	
SOTO Functions as the UARTO serial data output pin (SOTO).			SOT0	1	Functions as the UART0 serial data output pin (SOT0).	

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin	no.	Dia	Circuit	F ormatives				
LQFP*1	QFP*2	rin name type runction		Function				
18	20	P42	H (STBC)	General-purpose I/O port When UART0 is operating in external shift clock mode, the data at the pin is used as the clock input (SCK0). Also, functions as the SCK0 pin if the SOE bit in the UMC register is "1". Can be set as an open-drain output port (OD42 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D42 = "0": invalid at the input setting).				
		SCK0		Functions as the UART0 serial clock I/O pin (SCK0).				
19	21	P43	H (STBC)	General-purpose I/O port When I/O extended serial is operating, the data at the pin is used as the serial input (SIN1). Can be set as an open-drain output port (OD43 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D43 = "0": invalid at the input setting).				
		SIN1		Functions as the serial input for I/O extended serial data.				
20	22	P44	G (STBC)	General-purpose I/O port Functions as the SOT1 pin if the SOE bit in the UMC register is "1". Can be set as an open-drain output port (OD44 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D44 = "0": invalid at the input setting).				
		SOT1		Functions as the output pin (SOT1) for I/O extended serial data.				
22	24	P45	H (STBC)	General-purpose I/O port When I/O extended serial is operating in external shift clock mode, the data at the pin is used as the clock input (SCK1). Also, functions as the SCK1 pin if the SOE bit in the UMC register is "1". Can be set as an open-drain output port (OD45 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D45 = "0": invalid at the input setting).				
		SCK1		Functions as the I/O extended serial clock I/O pin (SCK1).				
23 25		P46	G (STBC)	General-purpose I/O port Can be set as an open-drain output port (OD46 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D46 = "0": invalid at the input setting).				
		ADTG		Functions as the external trigger input pin for the A/D converter.				
24	26	P47	K (NMOS/H) (STBC)	Open-drain type general-purpose I/O port				
				(Continueo				

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.		Pin name	Circuit	Function			
LQFP*1	QFP*2		type				
36 to 39, 41 to 44	38 to 41, 43 to 46	P50 to P53, P54 to P57	L (STBC)	General-purpose I/O ports			
		AN0 to AN3, AN4 to AN7		The pins are used as analog inputs (AN0 to AN7) when the A/E converter is operating.			
57	59	P60	F (STBC)	General-purpose I/O port A pull-up resistor can be set (RD60 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D60 = "1": invalid at the output setting).			
		SIN2		Functions as a data input pin (SIN2) for I/O extended serial.			
58	60	P61	E (STBC)	General-purpose I/O port Function as the SOT2 pin if the SOE bit in the UMC register is "1". A pull-up resistor can be set (RD61 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D61 = "1") invalid at the output setting).			
		SOT2		Functions as an output pin (SOT2) for I/O extended serial data			
59	61	P62	F (STBC)	General-purpose I/O port When I/O extended serial is operating in external shift clock mode, the data at the pin is used as the clock input (SCK2). Also, functions as the SCK2 pin if the SOE bit in the UMC register is "1". A pull-up resistor can be set (RD62 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D62 = "1": invalid at the output setting).			
		SCK2		Functions as the I/O extended serial clock I/O pin (SCK2).			
60	62	P63	E (STBC)	General-purpose I/O port A pull-up resistor can be set (RD63 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D63 = "1": invalid at the output setting).			
		PPG00	1	Functions as the PPG00 output when PPG output is enabled.			
61	63	P64	E (STBC)	General-purpose I/O port A pull-up resistor can be set (RD64 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D64 = "1": invalid at the output setting).			
		PPG01	-	Functions as the PPG01 output when PPG output is enabled.			

*2: FPT-100P-M06

Pin	no.		Circuit	_
LQFP*1	QFP*2	Pin name	type	Function
62	64	P65	E (STBC)	General-purpose I/O port A pull-up resistor can be set (RD65 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D65 = "1": invalid at the output setting).
		СКОТ		Functions as the CKOT output when CKOT is operating.
63	65	P66	E (STBC)	General-purpose I/O port A pull-up resistor can be set (RD66 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D66 = "1": invalid at the output setting).
		PPG10		Functions as the PPG10 output when PPG output is enabled.
64	66	P67	E (STBC)	General-purpose I/O port A pull-up resistor can be set (RD67 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D67 = "1": invalid at the output setting).
		PPG11		Functions as the PPG11 output when PPG output is enabled.
25 2	27	P70	K	Open-drain type I/O port
		SDA	- (NMOS/H) (STBC)	I ² C interface data I/O pin This function is valid when I ² C interface operations are enabled. Set port output to Hi-Z (PDR = 1) during I ² C interface operations.
26	28	P71	K	Open-drain type I/O port
		SCL	- (NMOS/H) (STBC)	I ² C interface clock I/O pin This function is valid when I ² C interface operations are enabled. Set port output to Hi-Z (PDR = 1) during I ² C interface operations.
27	29	P72	K (STBC)	Open-drain type I/O port
30	32	P73	M (STBC)	Open-drain type I/O port Functions as a D/A output pin when DAE0 = "1" in the D/A control register (DACR).
		DA00	1	Functions as D/A output 0 when the D/A converter is operating.
31	33	P74	M (STBC)	General-purpose I/O port Functions as a D/A output pin when DAE1 = "1" in the D/A control register (DACR).
		DA01		Functions as D/A output 1 when the D/A converter is operating.
45	47	P80	J	General-purpose I/O port
		IRQ0		Functions as external interrupt request I/O 0.

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.		Pin name	Circuit	Function		
LQFP*1	QFP*2	Ly Ly				
46	48	P81	J	General-purpose I/O port		
		IRQ1	_	Functions as external interrupt request I/O 1.		
51	53	P82	J	General-purpose I/O port		
		IRQ2	_	Functions as external interrupt request I/O 2.		
52	54	P83	J	General-purpose I/O port		
		IRQ3		Functions as external interrupt request I/O 3.		
53	55	P84	J	General-purpose I/O port		
		IRQ4	_	Functions as external interrupt request I/O 4.		
54	56	P85	J	General-purpose I/O port		
		IRQ5	_	Functions as external interrupt request I/O 5.		
55	57	P86	I (STBC)	General-purpose I/O port This applies in all cases.		
		OUT3		Event output for channel 3 of the output compare		
65	67	P90	J	General-purpose I/O port		
		AIN0	_	Input to channel 0 of the 8/16-bit up/down counter/timer		
		IRQ6		Functions as an interrupt request input.		
66	68	P91	J	General-purpose I/O port		
		BIN0	(STBC)	Input to channel 0 of the 8/16-bit up/down counter/timer		
67	69	P92	J	General-purpose I/O port		
		ZIN0	(STBC)	Input to channel 0 of the 8/16-bit up/down counter/timer		
68	70	P93	J	General-purpose I/O port		
		AIN1		Input to channel 1 of the 8/16-bit up/down counter/timer		
		IRQ7		Functions as an interrupt request input.		
69	71	P94	J	General-purpose I/O port		
		BIN1	(STBC)	Input to channel 1 of the 8/16-bit up/down counter/timer		
70	72	P95	J	General-purpose I/O port		
		ZIN1	(STBC)	Input to channel 1 of the 8/16-bit up/down counter/timer		
71	73	P96	J	General-purpose I/O port		
		IN0	(STBC)	Trigger input for channel 0 of the input capture		
72	74	P97	J	General-purpose I/O port		
		IN1	(STBC)	Trigger input for channel 1 of the input capture		
73	75	PA0		General-purpose I/O port		
		OUT0	(STBC)	Event output for channel 0 of the output compare		

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

Pin	no.	Pin name	Circuit	Function		
LQFP*1	QFP*2	Fin name	type	Function		
74	76	PA1		General-purpose I/O port		
		OUT1	(STBC)	Event output for channel 1 of the output compare		
76	78	PA2	I (otto o)	General-purpose I/O port		
		OUT2	(STBC)	Event output for channel 2 of the output compare		
82	84	Vcc1	_	Power supply (3.0 V) input pin		
21	23	Vcc2	—	Power supply (3.0 V/5.0 V) input pin		
9, 40, 79	11, 42, 81	Vss		Power supply (0.0 V) input pin		
32	34	AVcc		A/D converter power supply pin		
33	35	AVRH	—	A/D converter external reference power supply pin		
34	36	AVRL	—	A/D converter external reference power supply pin		
35	37	AVss	_	A/D converter power supply pin		
28	30	DVRH	—	D/A converter external reference power supply pin		
29	31	DVss	—	D/A converter power supply pin		
56	58	DTMF	Ν	DTMF output pin		

*1: FPT-100P-M05

*2: FPT-100P-M06


Note: STBC = Incorporates standby control NMOS = N-ch open-drain output

To Top / Lineup / Index

MB90650A Series


■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X0 X0 X0 X0 X0 X0 X0 X0 X0 X0 X0 X0 X0 X	 Oscillation feedback resistance : Approx. 1 MΩ
В	X1A X0A X0A X0A X0A X0A X0A X0A X0A X0A X0	 Oscillation feedback resistance : Approx. 10 MΩ
С	R S Hysteresis input R	 Hysteresis input with pull-up Resistance approx. 50 kΩ
D	R Hysteresis input	Hysteresis input port
E		 Incorporates pull-up resistor control (for input) CMOS level I/O Resistance approx. 50 kΩ
F	CTL CTL CTL Hysteresis input R	 Incorporates pull-up resistor control (for input) CMOS level output Hysteresis input Resistance approx. 50 kΩ



To Top / Lineup / Index

MB90650A Series



■ HANDLING DEVICES

1. Preventing Latch-up

Latch-up occurs in a CMOS IC if a voltage greater than V_{CC} or less than V_{SS} is applied to an input or output pin or if the voltage applied between V_{CC} and V_{SS} exceeds the rating.

If latch-up occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements. Therefore, ensure that maximum ratings are not exceeded in circuit operation.

For the same reason, also ensure that the analog supply voltage does not exceed the digital supply voltage.

2. Treatment of Unused Pins

Leaving unused input pins unconnected can cause misoperation. Always pull-up or pull-down unused pins.

3. External Reset Input


To reliably reset the controller by inputting an "L" level to the RST pin, ensure that the "L" level is applied for at least five machine cycles. Take particular note when using an external clock input.

4. Vcc and Vss Pins

Ensure that all Vcc pins are at the same voltage. The same applies for the Vss pins.

5. Precautions when Using an External Clock

Drive the X0 pin only when using an external clock.



6. A/D Converter Power Supply and the Turn-on Sequence for Analog Inputs

Always turn off the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) before turning off the digital power supply (Vcc).

When turning the power on or off, ensure that AVRH does not exceed AVcc.

Also, when using the analog input pins as input ports, ensure that the input voltage does not exceed AVcc.

7. Turn-on Sequence for D/A Converter Power Supply

Always turn on the D/A converter power supply (DVR), after turning off the digital power supply (Vcc).

And in the turning off the power supply sequence always turn off the digital power supply (V_{CC}) after turning off the D/A converter power supply (DVR).

8. Initializing

In this device there are some kinds of inner resisters which are initialized only by power on reset. It is possible to initialize these resisters by turning on the power supply again.

9. Power Supply Pins

When there are several V_{cc} and V_{ss} pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latchup. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to Vcc and Vss with the lowest possible impedance.

Finally, it is recommended to connect a capacitor of about 0.1 µF between Vcc and Vss near this device as a bypass capacitor.

10.Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0, X1 and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible, and that the wiring does not closs the other wirings.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.

11. About 2 Power Supplies

The MB90650A series usually uses the 3-V power supply as the main power source. With Vcc1 = 3 V and Vcc2 = 5 V, however, it can interface with P20 to P27, P30 to P37, P40 to P47, and P70 to P72 for the 5-V power supply separately from the 3-V power supply. Note, however, that the analog power supplies such as A/D and D/A can be used only as 3-V power supplies.

■ PROGRAMMING FOR MB90P653A

In EPROM mode, the MB90P653A functions equivalent to the MBM27C1000/1000A. This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter (do not use the electronic signature mode).


1. Program Mode

When shipped from Fujitsu, and after each erasure, all bits (128 K \times 8 bits) in the MB90P653A are in the "1" state. Data is written to the ROM by selectively programming "0" into the desired bit locations. Bits cannot be set to "1" electrically.

2. Programming Procedure

- (1) Set the EPROM programmer to MBM27C1000/1000A.
- (2) Load program data into the EPROM programmer at 00000H to 1FFFFH.

Note that ROM addresses FE0000 $_{\rm H}$ to FFFFF_H in the operation mode in the MB90P653A series assign to 00000 $_{\rm H}$ to 1FFFF_H in the EPROM mode (on the EPROM programmer).



The 00 bank PROM mirror is 48 Kbytes. (This is a mirror for FF4000_H to FFFFF_H.)

- (3) Mount the MB90P653A on the adapter socket, then fit the adapter socket onto the EPROM programmer. When mounting the device and the adapter socket, pay attention to their mounting orientations.
- (4) Start programming the program data to the device.
- (5) If programming has not successfully resulted, connect a capacitor of approx. 0.1 μ F between V_{cc} and GND, between V_{PP} and GND.
- Note: The mask ROM products (MB90653A, MB90652A) does not support EPROM mode. Data cannot, therefore, be read by the EPROM programmer.

3. EPROM Programmer Socket Adapter


Part no.	MB90652APFV	MB90653APFV	MB90P653APFV	MB90652APF	MB90653APF	MB90P653APF	
Package		LQFP-100		QFP-100			
Compatible socket adapter Sun Hayato Co., Ltd.	ROM	1-100SQF-32DF	P-16L	ROI	M-100QF-32DP-	16L	

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403

FAX: (81)-3-5396-9106

4. Recommended Screening Conditions

High temperature aging is recommended as the pre-assembly screening procedure.



5. Programming Yeild

MB90P653A cannot be write tested for all bits due to their nature. Therefore the write yield cannot always be guaranteed to be 100%.

6. EPROM Mode Pin Assignments

MBM27C1000/1000A compatible pins

MBM27C1	MBM27C1000/1000A		MB90P653A		1000/1000A	MB90P653A															
Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name														
1	Vpp		MD2	32	Vcc		Vcc														
2	ŌE		P32	31	PGM		P33														
3	A15		P17	30	N.C.		_														
4	A12	Ĺ	P14	29	A14	Ê	P16														
5	A07	ЛЕN	P27	28	A13	JEN	P15														
6	A06	See "PIN ASSIGNMENT"	P26	27	A08		P10														
7	A05	SSIC	P25	26	A09	SSIC	P11														
8	A04	Υ A	P24	25	A11	See "PIN ASSIGNMENT"	P13														
9	A03	Ë L	P23	24	A16		P30														
10	A02	See	P22	23	A10	See	P12														
11	A01		•	-	P21	22	CE		P31												
12	A00				P20	21	D07		P07												
13	D00																		P00	20	D06
14	D01		P01	19	D05	- 	P05														
15	D02								P02	18	D04		P04								
16	GND		Vss	17	D03		P03														


Non-MBM27C1000/1000A compatible pins

Pin no.	Pin name	Treatment	Cla
	MD0 MD1 X0 X0A	Connect a pull-up resistor of 4.7 k Ω .	Pow
X1 to X1A	OPEN		
See "PIN ASSIGN- MENT"	SSIGN-	Connect a pull-up resistor of about 1 MΩ to each pin.	GNE

• Power supply, GND connection pins


Classification	Pin no.	Pin name
Power supply	See "PIN ASSIGNMENT"	HST Vcc DVRH
GND	See "PIN ASSIGNMENT"	P34 P35 <u>P36</u> RST AVRL AVss DVss Vv

BLOCK DIAGRAM




MEMORY MAP

• MB90652, MB90653, MB90P653



Notes: While the ROM data image of bank FF can be seen in the upper portion of bank 00, this is done only to permit effective use of the C compiler's small model. Because the lower 16 bits are the same, it is possible to reference tables in ROM without declaring the "far" specification in the pointer. For example, to access to 00C000H is to access to the ROM content of FFC000H in practice. Because the ROM area of FF bank exceeds 48 Kbytes, all the area can be seen in bank 00. So, the image for FF4000H to FFFFFFH can be seen in bank 00, while FE0000H to FF3FFFH can only be seen in bank FF and FE.


• MB90654A, MB90F654A



Notes: While the ROM data image of bank FF can be seen in the upper portion of bank 00, this is done only to permit effective use of the C compiler's small model. Because the lower 16 bits are the same, it is possible to reference tables in ROM without declaring the "far" specification in the pointer. For example, to access to 00C000H is to access to the ROM content of FFC000H in practice. Because the ROM area of FF bank exceeds 48 Kbytes, all the area can be seen in bank 00. So, the image for FF4000H to FFFFFFH can be seen in bank 00, while FE0000H to FF3FFFH can only be seen in bank FF and FE.

■ F²MC-16L CPU PROGRAMMING MODEL

Dedicated registers



■ I/O MAP

Address	Register	Register name	Read/ write	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	1XXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XX111в
08н	Port 8 data register	PDR8	R/W	Port 8	-XXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	XXXв
0Bн to 0Fн		(Rese	rved area))	
10 н	Port 0 direction register	DDR0	R/W	Port 0	0000000в
11 н	Port 1 direction register	DDR1	R/W	Port 1	0000000в
12 н	Port 2 direction register	DDR2	R/W	Port 2	0000000в
13 н	Port 3 direction register	DDR3	R/W	Port 3	0000000в
14 н	Port 4 direction register	DDR4	R/W	Port 4	-000000в
15 н	Port 5 direction register	DDR5	R/W	Port 5	0000000в
16 н	Port 6 direction register	DDR6	R/W	Port 6	0000000в
17 н	Port 7 direction register	DDR7	R/W	Port 7	в
18 н	Port 8 direction register	DDR8	R/W	Port 8	-000000в
19 н	Port 9 direction register	DDR9	R/W	Port 9	0000000в
1Ан	Port A direction register	DDRA	R/W	Port A	000в
1Bн	Port 4 pin register	ODR4	R/W	Port 4	-000000в
1Cн	Port 0 resistance register	RDR0	R/W	Port 0	0000000в
1Dн	Port 1 resistance register	RDR1	R/W	Port 1	0000000в
1Eн	Port 6 resistance register	RDR6	R/W	Port 6	0000000в
1F⊦	Analog input enable register	ADER	R/W	Port 5, A/D	11111111в
20н	Serial mode register 0	SMR0	R/W		0000000в
21н	Serial control register 0	SCR0	R/W	UART0	00000100в
22н	Serial input register/ serial output register 0	SIDR/ SODR0	R/W	0,1110	XXXXXXXXB

Address	Register	Register name	Read/ write	Resource name	Initial value			
23н	Serial status register 0	SSR0	R/W	UART0	00001-00в			
24н	Serial mode control status register 0	SMCS0	R/W		0000в			
25н	Serial mode control status register 0	SMCS0	R/W	I/O extended serial interface 0	0000010в			
26н	Serial data register 0	SDR0	R/W		XXXXXXXXB			
27н	Clock division control register	CDCR	R/W	Communications prescaler	01111в			
28н	Serial mode control status register 1	SMCS1	R/W		0000в			
29н	Serial mode control status register 1	SMCS1	R/W	I/O extended serial interface 1	0000010в			
2Ан	Serial data register 1	SDR1	R/W		XXXXXXXXB			
2Bн to 2Fн		(Rese	rved area)				
30н	Interrupt/DTP enable register	ENIR	R/W		0000000в			
31н	Interrupt/DTP source register	EIRR	R/W		0000000в			
32н				DTP/external interrupts	0000000в			
33н	Request level setting register	ELVR	R/W		0000000в			
34н to 35н		(Rese	rved area	l)				
36н	Control status register 1	ADCS1			0000000в			
37н	Control status register 2	ADCS2	R/W		0000000в			
38н	Data register 1	ADCR1	-	A/D converter	XXXXXXXXB			
39н	Data register 2	ADCR2	R		XXXXXXXXB			
ЗАн	D/A converter data register 0	DAT0	R/W		XXXXXXXXB			
3Вн	D/A converter data register 1	DAT1	R/W		XXXXXXXXB			
3Сн	D/A control register channel 0	DACR0	R/W	D/A converter	Ов			
3Dн	D/A control register channel 1	DACR1	R/W	-	Ов			
3Ен	Clock control register	CLKR	R/W	Clock output control register	0000в			
3Fн		(Rese	rved area	h)				
40н	Reload register lower channel 0	PRLL0	R/W		XXXXXXXXAB			
41 н	Reload register upper channel 0	PRLH0	R/W	-	XXXXXXXXB			
42 H	Reload register lower channel 1	PRLL1	R/W	-	XXXXXXXXB			
43н	Reload register upper channel 1	PRLH1	R/W	-	XXXXXXXXB			
44 H	PPG0 operation mode control register channel 0	PPGC0	R/W	8/16-bit PPG	0Х000ХХ1в			
45 н	PPG1 operation mode control register channel 1	PPGC1	R/W		0Х00001в			
46 H	PPG0, PPG1 output control register channel 0, channel 1	PPGOE	R/W		0000000в			
47H to $4F$ H	(Reserved area)							
50H	Lower compare register channel 0	OCCP0	R/W	16-bit I/O timer output compare (channel 0 to channel 3)	XXXXXXXXB			

Address	Register	Register name	Read/ write	Resource name	Initial value	
51н	Upper compare register channel 0	OCCP0	R/W		XXXXXXXXB	
52н	Lower compare register channel 1	000004			XXXXXXXXB	
53н	Upper compare register channel 1	OCCP1	R/W		XXXXXXXXB	
54н	Lower compare register channel 2	00000			XXXXXXXXB	
55н	Upper compare register channel 2	OCCP2	R/W	16-bit I/O timer	XXXXXXXXB	
56н	Lower compare register channel 3	00000		Output compare	XXXXXXXXB	
57н	Upper compare register channel 3	OCCP3	R/W	(channel 0 to channel 3)	XXXXXXXXB	
58 н	Compare control status register channel 0	OCS0	R/W		000000в	
59н	Compare control status register channel 1	OCS1	R/W		00000в	
5Ан	Compare control status register channel 2	OCS2	R/W		000000в	
5В н	Compare control status register channel 3	OCS3	R/W		00000в	
5Cн to 5Fн		1				
60н	Lower input capture register channel 0		R		XXXXXXXXB	
61н	Upper input capture register channel 0	IPCP0	R	16-bit I/O timer	XXXXXXXXB	
62н	Lower input capture register channel 1		R	Input capture	XXXXXXXXB	
63н	Upper input capture register channel 1	IPCP1	R	(channel 0, channel 1)	XXXXXXXXB	
64н	Input capture control status register	ICS0, 1	R/W		0000000в	
65н		(Rese	rved area	a)	1	
66н	Lower timer data register	TCDTL	R/W		0000000в	
67н	Upper timer data register	TCDTH	R/W	16-bit I/O timer Free-run timer	0000000в	
68 H	Timer control status register	TCCS	R/W		0000000в	
69н to 6Fн		(Rese	rved area	a)	1	
70н	Up/down count register channel 0	UDCR0	_		0000000в	
71н	Up/down count register channel 1	UDCR1	R		0000000в	
72н	Reload compare register channel 0	RCR0		8/16-bit up/down counter/timer	0000000в	
73н	Reload compare register channel 1	RCR1	W	counter/timer	0000000в	
74 H	Counter status register channel 0	CSR0	R/W		0000000в	
75н		(Rese	rved area	a)		
76н		CCRL0	D		00001000в	
77н	Counter control register channel 0	CCRH0	R/W	8/16-bit up/down counter/timer	0000000в	
78 н	Counter status register channel 1	CSR1	R/W		0000000в	
79н		(Rese	rved area	a)	<u>I</u>	
7Ан	Counter control register channel 1	CCRL1	R/W	8/16-bit up/down counter/timer	0000000в	

Address	Register	Register name	Read/ write	Resource name	Initial value							
7Вн	Counter control register channel 1	CCRH1	R/W	8/16-bit up/down counter/timer	Х0001000в							
7Cн to 7Fн		(Rese	rved are	a)								
80н	I ² C bus status register	IBSR	R		0000000в							
81н	I ² C bus control register	IBCR	R/W		0000000в							
82н	I ² C bus clock control register	ICCR	R/W	I ² C interface	0XXXXXB							
83н	I ² C bus address register	IADR	R/W	-	-XXXXXXXB							
84 _H	I ² C bus data register	IDAR	R/W	-	XXXXXXXXB							
85н to 87н		(Reserved area)										
88 _H	DTMF control register	DTMC		—	0000000в							
89н	DTMF data register	DTMD		—	000Х000в							
8A to 9EH	(Reserved a	rea) (Acces	sing 90н	to 9EH is prohibited)	L							
9Fн	Delayed interrupt generation/ release register	DIRR	R/W	Delayed interrupt generation module	0в							
А0н	Low-power consumption mode control register	LPMCR	R/W	Low-power consumption mode	00011000в							
А1н	Clock selection register	CKSCR	R/W	Low-power consumption mode	11111100в							
A2H to A4H		(Rese	rved are	a)								
А5н	Auto-ready function selection register	ARSR	W	External bus pin control circuit	001100в							
А6н	External address output control register	HACR	W	External bus pin control circuit	00000000в							
А7н	Bus control signal selection register	ECSR	W	External bus pin control circuit	0000*00-в							
А8н	Watchdog timer control register	WDTC	R/W	Watchdog timer	XXXXX111 _B							
А9н	Timebase timer control register	TBTC	R/W	Timebase timer	100000в							
ААн	Watch timer control register	ter WTC R/W Watch timer 1X										
AB _H to AF _H		(Rese	rved are	a)								

(Continued)

Address	Register	Register name	Read/ write	Resource name	Initial value					
В0н	Interrupt control register 00	ICR00	R/W		00000111в					
В1н	Interrupt control register 01	ICR01	R/W		00000111в					
В2н	Interrupt control register 02	ICR02	R/W		00000111в					
ВЗн	Interrupt control register 03	ICR03	R/W		00000111в					
В4н	Interrupt control register 04	ICR04	R/W		00000111в					
В5н	Interrupt control register 05	ICR05	R/W		00000111в					
В6н	Interrupt control register 06	ICR06	R/W		00000111в					
В7 н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в					
В8 н	Interrupt control register 08	ICR08	R/W	Interrupt controller	00000111в					
В 9н	Interrupt control register 09	ICR09	R/W		00000111в					
ВАн	Interrupt control register 10	ICR10	R/W		00000111в					
ВВн	Interrupt control register 11	ICR11	R/W		00000111в					
ВСн	Interrupt control register 12	ICR12	R/W		00000111в					
BDн	Interrupt control register 13	ICR13	R/W		00000111в					
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в					
BFн	Interrupt control register 15	ICR15	R/W		00000111в					
COн to FFн	СОн to FFн (External area)									

About Programming

R/W : Readable and writable

- R : Read only
- W : Write only

Explanation of initial values

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- * : The initial value of this bit is "0" or "1".
- X: The initial value of this bit is undefined.
- -: This bit is not used. The initial value is undefined.
- Note: Areas below address 0000FF_H not listed in the table are reserved areas. These addresses are accessed by internal access. No access signals are output on the external bus.

■ INTERRUPT VECTOR AND INTERRUPT CONTROL REGISTER ASSIGNMENTS TO **INTERRUPT SOURCES**

	I ² OS	Interru	pt vector	Interrupt control register		
Interrupt source	support	Number	Address	Number	Address	
Reset	×	#08	FFFFDCH	_		
INT 9 instruction	×	#09	FFFFD8H		—	
Exception	×	#10	FFFFD4H		—	
A/D converter	0	#11	FFFFD0H		000080.	
Timebase timer interval interrupt	×	#12	FFFFCCH	ICR00	0000В0н	
DTP/external interrupt 0 (External interrupt 0)	0	#13	FFFFC8H	ICR01	0000B1н	
16-bit free-run timer (I/O timer) overflow	0	#14	FFFFC4H		UUUUD IH	
I/O extended serial interface 1	0	#15	FFFFC0H	ICR02	0000820	
DTP/external interrupt 1 (External interrupt 1)	0	#16	FFFFBCH		0000В2н	
I/O extended serial interface 2	0	#17	FFFFB8H	ICR03	0000ВЗн	
DTP/external interrupt 2 (External interrupt 2)	0	#18	FFFFB4 _H		000063H	
DTP/external interrupt 3 (External interrupt 3)	0	#19	FFFFB0H	ICR04	0000B4H	
8/16-bit PPG 0 counter borrow	0	#20	FFFFACH		0000041	
8/16-bit up/down counter/timer 0 compare	0	#21	FFFFA8H		0000B5н	
8/16-bit up/down counter/timer 0 underflow/overflow, up/down invert	0	#22	FFFFA4H	ICR05		
8/16-bit PPG 1 counter borrow	0	#23	FFFFA0H	ICR06	0000 B6 н	
DTP/external interrupt 4/5 (External interrupt 4/5)	0	#24	FFFF9CH			
Output compare (channel 2) match (I/O timer)	0	#25	FFFF98H	ICR07	0000 B7 н	
Output compare (channel 3) match (I/O timer)	0	#26	FFFF94 _H		0000078	
Watch prescaler	×	#27	FFFF90H	ICR08	0000 В 8н	
DTP/external interrupt 6 (External interrupt 6)	0	#28	FFFF8CH	101(00	OOODDOH	
8/16-bit up/down counter/timer 1 compare	0	#29	FFFF88H			
8/16-bit up/down counter/timer 1 underflow/overflow, up/down invert	0	#30	FFFF84 _H	ICR09	0000B9н	
Input capture (channel 0) read (I/O timer)	0	#31	FFFF80H	ICR10	0000BAH	
Input capture (channel 1) read (I/O timer)	0	#32	FFFF7CH		UUUUDAH	
Output compare (channel 0) match (I/O timer)	0	#33	FFFF78⊦	ICR11	0000ВВн	
Output compare (channel 1) match (I/O timer)	0	#34	FFFF74 _H		UUUUBBH	
Completion of flash memory write/erase	×	#35	FFFF70H	ICR12	0000ВСн	
DTP/external interrupt 7 (External interrupt 7)	0	#36	FFFF6CH		UUUUDCH	
UART0 receive complete	0	#37	FFFF68⊦	ICR13	0000BDн	
UART0 transmit complete	0	#39	FFFF60H	ICR14	0000ВЕн	
I ² C interface	×	#41	FFFF58⊦	ICR15	0000BFн	
Delayed interrupt generation module	×	#42	FFFF54H		UUUUDEH	

O: Indicates that the interrupt request flag is cleared by the I²OS interrupt clear signal.
 O: Indicates that the interrupt request flag is cleared by the I²OS interrupt clear signal (stop request present).

 \times : Indicates that the interrupt request flag is not cleared by the I²OS interrupt clear signal.

Note: For resources in which two interrupt sources share the same interrupt number, the I2OS interrupt clear signal clears both interrupt request flags.

■ PERIPHERAL RESOURCES


1. Parallel Ports

(1) I/O Ports

Each port pin can be specified as either an input or output by its corresponding direction register when the pin is not set for use by a peripheral. When a port is set as an input, reading the data register always reads the value corresponding to the pin level. When a port is set as an output, reading the data register reads the data register latch value. The same applies when reading using a read-modify-write instruction.

When used as control outputs, reading the data register reads the control output value, irrespective of the direction register value.

Note that if a read-modify-write instruction (set bit or similar instruction) is used to set output data in the data register before switching a pin from input to output, the instruction reads the input level at the pin and not the data register latch value.



(2) Port Direction Registers

Port 0 data register (PDR0)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00	0000н Р07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXXB	R/W*
Port 1 data register (PDR1)										
,	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Address : 00	0001н P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXXB	R/W*
Port 2 data register (PDR2)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00	0002н Р27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXB	R/W*
Port 3 data register (PDR3)										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Address : 00	0003н Р37	P36	P35	P34	P33	P32	P31	P30	XXXXXXXXB	R/W*
Port 4 data register (PDR4)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00	0004н P47	P46	P45	P44	P43	P42	P41	P40	1XXXXXXXB	R/W*
Port 5 data register (PDR5)	bit 4 <i>5</i>	bit 14	h:+ 10	h:+ 10	h:+ 11	h:+ 10	h:+ 0	h:+ 0		
	bit 15		bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Address : 00	0005н Р57	P56	P55	P54	P53	P52	P51	P50	XXXXXXXXB	R/W*
 Port 6 data register (PDR6) 	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00		P66	P65	P64	P63	P62	P61	P60	XXXXXXXXXB	R/W*
Port 7 data register (PDR7)		1.00	1.00	104	1.00	1 02	101	1.00		10.00
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Address : 00	0007н —	_	_	P74	P73	P72	P71	P70	XX111в	R/W*
Port 8 data register (PDR8)	L		I							
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00	0008н —	P86	P85	P84	P83	P82	P81	P80	- XXXXXXXв	R/W*
Port 9 data register (PDR9)										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Address : 00	0009н Р97	P96	P95	P94	P93	P92	P91	P90	XXXXXXXXB	R/W*
 Port A data register (PDRA) 										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00	000Ан —	-	—	_	—	PA2	PA1	PA0	XXХв	R/W*
R/W:Reada — :Unuse X :Indete										

X : Indeterminate

* : The operation of reading or writing to I/O ports is slightly different from reading or writing to memory, as follows.

- Input mode Read: Reads the corresponding pin level. Write: Writes to the output latch.
- Output mode
 Roads the value of

Read: Reads the value of the data register latch. Write: The value is output from the corresponding pin.

(3) Port Direction Registers

Port 0 direction register (DDR0)	ŀ	oit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Addres		D07	D06	DII 5	D04	DII 3	D02	Dit 1	D00	00000000в	R/W*
Addree		507	D00	D05	D04	D03	D02	DUI	D00	00000008	FX/ ¥ ¥
Port 1 direction register (DDR1)											_
	Г	it 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Addres	is : 000011н [D17	D16	D15	D14	D13	D12	D11	D10	0000000в	R/W*
Port 2 direction register (DDR2)											
		oit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Addres	s : 000012H	027	D26	D25	D24	D23	D22	D21	D20	0000000в	R/W*
Port 3 direction register (DDR3)											
······································	b	it 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Addres	s : 000013H	037	D36	D35	D34	D33	D32	D31	D30	0000000в	R/W*
Dout 4 dispetion services (DDD4)											
Port 4 direction register (DDR4)	t	oit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Addres	s : 000014н	_	D46	D45	D44	D43	D42	D41	D40	-0000000в	R/W*
	L										
 Port 5 direction register (DDR5) 	h		bit 14	hi+ 10	hi+ 10	h:+ 1 1	hi+ 10	hi+ 0	h:+ 0	Initial value	A
A . I . I		oit 15 057	D11 14	bit 13 D55	bit 12 D54	bit 11 D53	bit 10 D52	bit 9 D51	bit 8 D50	00000000в	Access R/W*
Addres	s : 000015н	557	D30	D00	D04	D33	D32	D31	D30	00000008	D/ W
 Port 6 direction register (DDR6) 											
	Г	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Addres	s : 000016н	D67	D66	D65	D64	D63	D62	D61	D60	0000000в	R/W*
Port 7 direction register (DDR7)											
	b	it 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Addres	s : 000017н	—	—	—	D74	D73	—	—	—	в	R/W*
Port 8 direction register (DDR8)											
	t	oit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Addres	s : 000018н	_	D86	D85	D84	D83	D82	D81	D80	-0000000в	R/W*
Port 9 direction register (DDR9)	b	it 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	Access
Addres		097	D96	D95	D94	D93	D92	D91	D90	0000000в	R/W*
Port A direction register (DDRA)			hit C	h# 5	hi+ 4	h# 0	h# 0	hit 1	h:+ 0	Initial value	A
Adroc	s : 00001Ан	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1 DA1	bit 0 DA0	Initial value	Access
Addres	53.0000TAH	—	_	_	_	_	DA2	DAT	DAU	UUUB	R/W*
	Deedekla	- Halo									
	Readable and writa Unused	aDIE									

(Continued)

* : The operation of reading or writing to I/O ports is slightly different from reading or writing to memory, as follows.

Input mode

Read: Reads the corresponding pin level.

Write: Writes to the output latch.

• Output mode

Read: Reads the value of the data register latch.

Write: The value is output from the corresponding pin.

When pins are used as ports, the register bits control the corresponding pins as follows.

- 0: Input mode
- 1: Output mode

Bits are set to "0" by a reset.

• P47, P70 to P72

No DDR for this port. Data is always available in this port, so when using P70 and P71 as I²C pin, set PDR value to "1". (Otherwise when using P70 and P71 by themselves, turn off the I²C.)


As this port is open-drain output style, so when using this port as an input port, in order to turn off the output transister, set the output data resister value to "1" and add the pull up resister to the external pin.

(4) Port Resistance Registers

• Register configuration

 Port 0 resistance register (RDR0) 	Port 0 resistance register (RDR0)											
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value Access			
Address : 00001C _H	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000в R/W			
Port 1 resistance register (RDR1)												
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value Access			
Address : 00001D _H	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000B R/W			
Port 6 resistance register (RDR6)												
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value Access			
Address : 00001EH	RD67	RD66	RD65	RD64	RD63	RD62	RD61	RD60	0000000в R/W			
R/W : Readable and writable												

• Block diagram




(5) Port Pin Register

• Register configuration


• Port 4 pin register (ODR4)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	Access
Address : 00001B _H	_	OD46	OD45	OD44	OD43	OD42	OD41	OD40	-0000000в	R/W
R/W:Readable and w — :Unused	ritable									

• Block diagram



(6) Analog Input Enable Register

• Register configuration



Controls each port 5 pin as follows.

- 0: Port input mode
- 1: Analog input mode

Set to "1" by a reset.

2. UART

The UART is a serial I/O port that can be used for CLK asynchronous (start-stop synchronization) or CLK synchronous communications. The UART has the following features.


- Full duplex, double buffered
- Supports asynchronous (start-stop synchronization) and CLK synchronous data transfer
- Supports multi-processor mode
- Built-in dedicated baud rate generator

Asynchronous : 9615 bps, 31250 bps, 4808 bps, 2404 bps and 1202 bps CLK synchronous : 1 Mbps, 500 kbps, 250 kbps, 125 kbps, 115.2 kbps and 62.5 kbps clock.

- Supports flexible baud rate setting using an external clock
- Error detect function (parity, framing, and overrun)
- NRZ type transmission signal
- Intelligent I/O service support

(1) Register Configuration

bit	15		bit 8 bi	t 7			bit 0			
	CDCR				_					
	SCR				SMR					
	SSR			SIDR	(R) /SOI	DR (W)				
	 8 bits 				- 8 bits					
Serial mode register 0 (SMR0)										
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Adc	Iress : 000020н	MD1	MD0	CS2	CS1	CS0	Reserved	SCKE	SOE	0000000в
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Serial control register 0 (SCR0))	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Ado	lress : 000021⊦	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	00000100в
			R/W	R/W	R/W	R/W	W	R/W	R/W	
 Serial input register/serial outp 	out register 0 (SIDR	/SODR0)							
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Add	lress : 000022н	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
Serial status register 0 (SSR0)		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
, , , , , , , , , , , , , , , , , , ,		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Add	lress : 000023 н	PE	ORE	FRE	RDRF	TDRE	_	RIE	TIE	00001-00в
	(02.02)	R	R	R	R	R	_	R/W	R/W	
Clock division control register	(CDCR)	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
٨٩٥	Iress : 000027н	MD	DIL 14			DIV3	DIV2	DIV1	DIV 0	01111в
Aut	1000 . 000027 A	R/W	_	<u> </u>	<u> </u>	R/W	R/W	R/W	R/W	5 111B
R W	V: Readable and w : Read only : Write only : Unused : Indeterminate	vritable								



3. I/O Extended Serial Interface

I/O extended serial interface consists of an 8-bit serial I/O interface that can perform clock synchronous data transfer. Either LSB-first or MSB-first data transfer can be selected.

The following two serial I/O operation modes are available.

- Internal shift clock mode: Data transfer is synchronized with the internal clock.
- External shift clock mode: Data transfer is synchronized with the clock input from the external pin (SCK). By manipulating the general-purpose port that shares the external pin (SCK), this mode also enables the data transfer operation to be driven by CPU instructions.

(1) Register Details

Serial mode control status register 0, 1 (SMCS0, SMCS1)											
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value		
Address : 000025н 000029н	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	0000010в		
	R/W	R/W	R/W	R/W	R/W*1	R	R/W	R/W*2			
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value		
Address : 000024н 000028н	_	_	_	_	MODE	BDS	SOE	SCOE	0000в		
	_	_	_	_	R/W	R/W	R/W	R/W			
Serial data register 0, 1 (SDR0, SDR1)											
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value		
Address : 000026н 00002Ан	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB		
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
R/W : Readable and writable R : Read only — : Unused X : Indeterminate											
*1: Only "0" can be written.*2: Only "1" can be written. Reading alwa	ys reti	urns "C)" <u>.</u>								

This register controls the transfer operation mode of the serial I/O. The following describes the function of each bit.

bit 3: Serial mode selection bit (MODE)

This bit selects the conditions for starting operation from the halted state. Changing the mode during operation is prohibited


MODE	Operation
0	Start when STRT is set to "1". [Initial value]
1	Start on reading from or writing to the serial data register.

The bit is initialized to "0" by a reset. The bit is readable and writable. Set to "1" when using the intelligent I/O service.

bit 2: Transfer direction selection bit (BDS: Bit Direction Select)

Selects as follows at the time of serial data input and output whether the data are to be transferred in the order from LSB to MSB or vice versa.

MODE	Operation					
0	LSB-first [Initial value]					
1	MSB-first					



4. A/D Converter

The A/D converter converts analog input voltages to digital values. The A/D converter has the following features.


- Conversion time: Minimum of 5.2 µs per channel (for a 16 MHz machine clock)
- Uses RC-type successive approximation conversion with a sample and hold circuit.
- 10-bit resolution
- Eight program-selectable analog input channels

Single conversion mode:	Selectively convert a one channel.
Scan conversion mode:	Continuously convert multiple channels. Maximum of 8 program-
	selectable channels.
Continuous conversion mode :	Repeatedly convert specified channels.
Stop conversion mode:	Convert one channel then halt until the next activation. (Enables

- synchronization of the conversion start timing.)
 An A/D conversion completion interrupt request to the CPU can be generated on the completion of A/D
- conversion. This interrupt can activate I²OS to transfer the result of A/D conversion to memory and is suitable for continuous operation.
- Activation by software, external trigger (falling edge), or timer (rising edge) can be selected.

(1) Register Configuration

	bit	t 15			bit 8	bit 7			bit (C
			ADC	S2			ADC	S1		
			ADC	R2			ADCI	٦1		
		•	— 8 bi	ts ——		4	— 8 bit	s ——	•	
Control status register 1	(ADCS1)									
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address : 000036H	MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	0000000в
Control status register 2	(ADCS2)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
	Address : 000037H	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	DA	0000000в
Data register 1 (ADCR1)		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address : 000038H	7	6	5	4	3	2	1	0	XXXXXXXXB
Data register 2 (ADCR2)		R	R	R	R	R	R	R	R	
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
	Address : 000039н	-	_	_	_	—	—	9	8	XXXXXXXX _B
		R	R	R	R	R	R	R	R	
	R/W : Readable and w R : Read only X : Indeterminate	vritable								




5. D/A Converter

D/A converter is an R-2R type D/A converter with 8-bit resolution. The device contains two D/A converters. The D/A control register controls the output of the two D/A converters independently.

(1) Register Configuration

D/A converter data register 0 (DAT0)									
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address : 00003AH	DA07	DA06	DA05	DA04	DA03	DA02	DA01	DA00	XXXXXXXXB
D/A converter data register 1 (DAT1)		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address : 00003BH	DA17	DA16	DA15	DA14	DA13	DA12	DA11	DA10	XXXXXXXXB
D/A control register channel 0 (DACR0)		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address : 00003CH	—	—	—	—				DAE0	Ов
D/A control register channel 1 (DACR1)	_	_	_	_	_	_	_	R/W	
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address : 00003DH	_	_	_	—		_	—	DAE1	Ов
	_	—	—	—	—	—	—	R/W	
R/W : Readable and wi — : Unused X : Indeterminate	ritable								



6. 8/16-bit PPG


8/16-bit PPG is an 8-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer.


The hardware consists of two 8-bit down-counters, four 8-bit reload registers, one 16-bit control register, two external pulse output pins, and two interrupt outputs. The PPG has the following functions.

- 8-bit PPG output in two channels independent operation mode:
 - Two independent PPG output channels are available.
- 16-bit PPG output operation mode : One 16-bit PPG output channel is available.
- 8 + 8-bit PPG output operation mode : Variable-period 8-bit PPG output operation is available by using the output of channel 0 as the clock input to channel 1.
- PPG output operation : Outputs pulse waveforms with variable period and duty ratio. Can be used as a D/A converter in conjunction with an external circuit.

(1) Register Configuration

			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address	: 000044н	PEN0	_	PE00	PIE0	PUF0	—	_	Reserved	0X000XX1B
			R/W	_	R/W	R/W	R/W	_	_	_	
PPG1 operation mode of	control reg	gister channel 1	1 (PPGC1	I)							
			bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
	Address	: 000045н	PEN1	_	PE10	PIE1	PUF1	MD1	MD0	Reserved	0X00001в
			R/W	—	R/W	R/W	R/W	R/W	R/W	—	
PPG0, PPG1 output cor	ntrol regis	ter channel 0, o	channel 1	I (PPGO	E)						
			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address	: 000046н	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	PE11	PE01	0000000
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reload register upper c	hannel 0,	channel 1 (PRI	LH0, PRL	.H1)							
			bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
	Address	: 000041н 000043н									XXXXXXXXB
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reload register lower cl	hannel 0,	channel 1 (PRL	LO, PRL	L1)							
			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address	: 000040н 000042н									XXXXXXXXB
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	





7. 8/16-bit Up/Down Counter/Timer

8/16-bit up/down counter/timer is an up/down counter/timer and consists of six event input pins, two 8-bit up/ down counters, two 8-bit reload/compare registers, and their control circuits.

(1) Main Functions

- The 8-bit count register can count in the range 0 to 256 (or 0 to 65535 in 1×16 -bit operation mode).
- The count clock selection can select between four different count modes.

Count modes	I imer mode
	Up/down counter mode
	Phase difference count mode (× 2)
	Phase difference count mode (× 8)
 Two different internal count clocks are available. 	ailable in timer mode.
Count clock (at 16 MHz operation)	125 ns (8 MHz: Divide by 2)
	0.5 μs (1 MHz: Divide by 8)

- In up/down count mode, you can select which edge to detect on the external pin input signal.
 Detected edge _____ Detect falling edges
 - Detect rising edges
 - Detect both rising and falling edges
 - Edge detection disabled
- Phase difference count mode is suitable for motor encoder counting. By inputting the A, B, and Z phase outputs from the encoder, a high-precision rotational angle, speed, or similar count can be implemented simply.
- Two different functions can be selected for the ZIN pin.
 ZIN pin
 Counter clear function
- Gate function
 Compare and reload functions are available and can be used either independently or together. A variablewidth up/down count can be performed by activating both functions.

Compare/reload function
Compare function (Output an interrupt when a compare occurs.)
Compare function (Output an interrupt and clear the counter when a compare occurs.)
Reload function (Output an interrupt and reload when an underflow occurs.)

Compare/reload function


(Output an interrupt and clear the counter when a compare occurs. Output an interrupt and reload when an underflow occurs.)


- Compare/reload disabled
- Whether or not to generate an interrupt when a compare, reload (underflow), or overflow occurs can be set independently.
- The previous count direction can be determined from the count direction flag.
- An interrupt can be generated when the count direction changes.

(2) Register Configuration

bit 1		CR1		bit 7	UD	CR0		t 0		
		CR1				R0		-		
	RU	JIX I			ĸ	,rtU		-		
	(Revers	ed area			CSR0					
	CC	RH0			CC	RL0				
	(Revers	ed area)		CS	R1				
	CC	RH1			CC	RL1				
-		bits ——		-	—— 8 t	oits ——		-		
Up/down count register channel 0 (I	JDCR0)									
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address	: 000070н	D07	D06	D05	D04	D03	D02	D01	D00	0000000в
Up/down count register channel 1 (I	JDCR1)	R	R	R	R	R	R	R	R	
	,	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address	: 000071н	D17	D16	D15	D14	D13	D12	D11	D10	0000000в
Reload compare register channel 0	(RCR0)	R	R	R	R	R	R	R	R	
	()	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address	: 000072н	D07	D06	D05	D04	D03	D02	D01	D00	0000000в
Reload compare register channel 1	(RCR1)	W	W	W	W	W	W	W	W	
· -		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address	: 000073н	D17	D16	D15	D14	D13	D12	D11	D10	0000000в
Counter status register channel 0, c	hannel 1 (CS	W RO, CSR	W	W	W	W	W	W	W	
- · ·		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address	: 000074н 000078н	CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	0000000в
Counter control register channel 0,	channel 1 (C	R/W Crlo, C	R/W CRL1)	R/W	R/W	R/W	R/W	R	R	
_		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address	: 000076н 00007Ан		СТИТ	UCRE	RLDE	UDCC	CGSC	CGE1	CGE0	00001000в 00000000в
Counter control register channel 0 (CCRH0)	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
-	,	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address	: 000077н	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	0000000в
Counter control register channel 1 (CCRH1)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	· ····	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address	: 00007Вн	_	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	Х0001000в
		_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	adable and w ad only ite only	vritable								

- : Unused
 X : Indeterminate






8. Clock Output Control Register

Clock output control register outputs the divided machine clock.

(1) Register Configuration

1



bit 2 to bit 0: Clock o	utput frequency :	select bit (FRQ2 t	o FRQ0)

Operate as the clock output.


FRQ2	FRQ1	FRQ0	Output clock	$\phi = 16 \text{ MHz}$	ϕ = 8 MHz	$\phi = 4 \text{ MHz}$
0	0	0	φ/2 ¹	125 ns	250 ns	500 ns
0	0	1	φ/2 ²	250 ns	500 ns	1 μs
0	1	0	φ/2 ³	500 ns	1 μs	2 µs
0	1	1	φ/2 ⁴	1 µs	2 µs	4 μs
1	0	0	φ/2 ⁵	2 µs	4 μs	8 µs
1	0	1	φ/2 ⁶	4 μs	8 µs	16 µs
1	1	0	φ/2 ⁷	8 µs	16 μs	32 µs
1	1	1	φ/2 ⁸	16 μs	32 µs	64 μs

9. DTP/External Interrupts

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F²MC-16L CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F²MC-16L CPU to activate the intelligent I/O service or interrupt processing. Two request levels ("H" and "L") are provided for the intelligent I/O service. For external interrupt requests, generation of interrupts on a rising or falling edge as well as on "H" and "L" levels can be selected, giving a total of four types.

(1) Register Configuration

Interrupt/DTP enable register (ENIR)									
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address : 000030н	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
Interrupt/DTP source register (EIRR)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address : 000031н	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0000000в
Request level setting register (ELVR)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address : 000032H	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	00000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address : 000033н	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W : Readable and writable									



10. 16-bit I/O Timer


The 16-bit I/O timer consists of one 16-bit free-run timer, two output compare, and two input capture modules.

Based on the 16-bit free-run timer, these functions can be used to generate two independent waveform outputs and to measure input pulse widths and external clock periods.

• Register configuration

• 16-bit free-run timer			
	bit 15	bit 0)
TCDTL : 000066н TCDTH : 000067н	TCDT		Timer data register lower, upper (TCDTL, TCDTH)
TCCS : 000068H		TCCS	Timer control status register (TCCS)
16-bit output compare			
ОССР0 : 000050н, 51н	bit 15	bit 0	
ОССР1 : 000052н, 53н ОССР2 : 000054н, 55н ОССР3 : 000056н, 57н	OCCP		Compare register channel 0 to channel 3 lower, upper (OCCP0 to OCCP3)
OCS0 : 000058H			
OCS1 : 000059н OCS2 : 00005Ан OCS3 : 00005Вн	OCS		Compare control status register channel 0 to channel 3 (OCS0 to OCS3)
 16-bit input capture 	bit 15	bit 0	
IPCP0 : 000060н, 61н			Input capture register channel 0, channel 1
IPCP1 : 000062н, 63н	IPCP		lower, upper (IPCP0, IPCP1)
ICS0, 1 : 000064 _H		ICS	Input capture control status register (ICS0, 1)


· Block diagram



(1) 16-bit Free-run Timer

The 16-bit free-run timer consists of a 16-bit up-counter, a control register, and a prescaler. The output of the timer/counter is used as the base time for the input capture and output compare.


- The operating clock for the counter can be selected from four different clocks. Four internal clocks ($\phi/4$, $\phi/16$, $\phi/32$, $\phi/64$)
- Interrupts can be generated when a counter value overflow or compare match with compare register 0 occurs (the appropriate mode must be set for a compare match).
- The counter can be initialized to 0000_H by a reset, software clear, or compare match with compare register 0.
- Register details



The count value of the 16-bit free-run timer can be read from this register. The count is cleared to " 0000_B " by a reset. Writing to this register sets the timer value. However, only write to the register when the timer is halted (STOP = "1"). Always use word access.

The 16-bit free-run timer is initialized by the following.

- Reset
- The clear bit (CLR) of the control status register
- A match between the timer/counter value and compare register 0 of the output compare (if the appropriate mode is set)
- Block diagram




(2) Output Compare

The output compare consists of two 16-bit compare registers, compare output latches, and control registers. The modules can invert the output level and generate an interrupt when the 16-bit free-run timer value matches the compare register value.

- The four compare registers can be operated independently. Each compare register has a corresponding output pin and interrupt flag.
- The four compare registers can be paired to control the output pins. Invert the output pins using the four compare registers.
- Initial values can be set for the output pins.
- An interrupt can be generated when a compare match occurs.
- Register configuration

Upper compare register channel 0 to channel 3 (OCCP0 to OCCP3)									
ОССР0 : 000051н	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
ОССР1 : 000053н ОССР2 : 000055н	C15	C14	C13	C12	C11	C10	C09	C08	XXXXXXXXB
ОССР3 : 000057н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Lower compare register channel 0 to channel 3 	(OCCP	0 to OC	CP3)						
OCCP0 : 000050H	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
ОССР1 : 000052н ОССР2 : 000054н	C07	C06	C05	C04	C03	C02	C01	C00	XXXXXXXXB
ОССР3 : 000056н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Compare control status register channel 0 to channel 3 (OCS0 to OCS3)									
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
ОСS1 : 000059н ОСS3 : 00005Вн	_	_		CMOD	OTE1	OTE0	OTDI	OTD0	00000в
	—		—	R/W	R/W	R/W	R/W	R/W	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
ОСS0 : 000058н ОСS2 : 00005Ан	ICP1	ICP0	ICE1	ICE0	—	—	CST1	CST0	000000в
	R/W	R/W	R/W	R/W	_	_	R/W	R/W	
R/W: Readable and writable — : Unused X : Indeterminate									

• Block diagram




(3) Input Capture

The input capture consists of two independent external input pins, their corresponding capture registers, and a control register. The value of the 16-bit free-run timer can be stored in the capture register and an interrupt generated when the specified edge is detected on the signal from the external input pin.

- The edge to detect on the external input signal is selectable. Detection of rising edges, falling edges, or either edge can be specified.
- The two input capture channels can operate independently.
- An interrupt can be generated on detection of the specified edge on the external input signal.


The input capture interrupt can activate the intelligent I/O service.

• Register details



The 16-bit free-run timer value is stored in these registers when the specified edge is detected on the input waveform from the corresponding external pin. (Always use word access. Writing is prohibited.)

Block diagram



11. Watchdog Timer, Timebase Timer, and Watch Timer


The watchdog timer consists of a 2-bit watchdog counter that uses the carry signal from the 18-bit timebase timer or the 15-bit watch timer as aclock source, a control register, and a watchdog reset controller.

The timebase timer consists of an 18-bit timer and a circuit that controls interval interrupts. Note that the timebase timer uses the main clock, regardless of the setting of the MCS bit and SCS bit in CKSCR.

The watch timer consists of a 15-bit timer and a circuit that controls interval interrupts. Note that the watch timer uses the sub clock, regardless of the setting of the MCS bit SCS bit in CKSCR.

(1) Register Configuration

Watchdog timer control register (WDTC)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	
Address : 0000A8H	PONR	_	WRST	ERST	SRST	WTE	WT1	WT0	XXXXX111 _B	
	R	—	R	R	R	W	W	W		
Timebase timer control register (TBTC)										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value	
Address : 0000A9H	Reserved	—	—	TBIE	TBOF	TBR	TBC1	твС0	100000в	
	_	—	—	R/W	R/W	W	R/W	R/W		
Watch timer control register (WTC)	Watch timer control register (WTC)									
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	
Address : 0000AAH	WDCS	SCE	WTIE	WTOF	WTR	WTC2	WTC1	WTC0	1Х00000в	
	R/W	R	R/W	R/W	R	R/W	R/W	R/W		
R/W : Readable and writable R : Read only W : Write only — : Unused X : Indeterminate										




12. I²C Interface

The I²C interface is a serial I/O port that supports the Inter-IC bus and operates as a master/slave device on the I²C bus. This module has the following features:

- Master/slave transmission/reception
- Arbitration function
- Clock synchronization function
- Slave address/general call address detection function
- Transfer direction detection function
- Start condition repeat generation and detection function
- Bus error detection function
- (1) Register Configuration


• I ² C bus status register (II	3SR)										
· • • • • • • • • • • • • • • • • • • •	,		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address : 000080н	Г	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	00000000в
			R	R	R	R	R	R	R	R	J
I ² C bus control register (BCR)										
		bit 15	bit 1	4 bit 1	I3 bit	12 bit 1	11 bit 1	0 bit	9 bit	8	Initial value
	Address : 000081н	BER	BEI	E SC	с мз	S AC	K GCA	A INT	EIN	г	0000000в
		R/W	R/V	V R/V	V R/	V R/V	V R/V	V R/	N R/	N	
 I²C bus clock control reg 	ister (ICCR)										
			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address : 000082H		—	—	EN	CS4	CS3	CS2	CS1	CS0	OXXXXXB
			—	—	R/W	R/W	R/W	R/W	R/W	R/W	
I ² C bus address register	(IADR)										
		bit 15	bit 1	4 bit 1	I3 bit	12 bit 1	11 bit 1	0 bit	9 bit	8	Initial value
	Address : 000083H	—	A6	A5	A A	4 A3	6 A2	A1	AC)	-XXXXXXX
		_	R/V	V R/V	V R/	W R/V	V R/V	V R/	N R/	N	
I ² C bus data register (IDA)	R)										
			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	Address : 000084H		D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
	R/W : Readable and v R : Read only — : Unused X : Indeterminate	vritable									




13. External Bus Pin Control Circuit

The external bus pin control circuit controls the external bus pins required to extend the CPU's address/data bus outside the device.

(1) Register Configuration





14. Low-power Consumption Mode (CPU Intermittent Operation Function, Oscillation Stabilization Delay Time, Clock Multiplier Function)

The following are the operating modes: PLL clock mode, PLL sleep mode, PLL watch mode, pseudo-watch mode, main clock mode, main sleep mode, main watch mode, main stop mode, sub clock mode, sub sleep mode, sub watch mode, and sub stop mode. Aside from the PLL clock mode, all of the other operating modes are low-power consumption modes.

In main clock mode and main sleep mode, the main clock (main OSC oscillation clock) and the sub clock (sub OSC oscillation clock) operate. In these modes, the main clock divided by 2 is used as the operation clock, the sub clock (sub OSC oscillation clock) is used as the timer clock, and the PLL clock (VCO oscillation clock) is stopped.

In sub clock mode and sub sleep mode, only the sub clock operates. In these modes, the sub clock is used as the operation clock, and the main clock and PLL clock are stopped.

In PLL sleep mode and main sleep mode, only the CPU's operation clock is stopped; all clocks other than the CPU clock operate.

In pseudo-watch mode, only the watch timer and timebase timer operate.

In PLL watch mode, main watch mode, and sub watch mode, only the watch timer operates. In this mode, only the sub clock is used for operation, while the main clock and the PLL clock are stopped (the difference between the PLL watch mode, the main watch mode and the sub watch mode is that it resumes operation after an interrupt in the PLL clock mode, the main clock mode, and the sub clock mode respectively, and there is no reference concerning about clock mode operation).

The main stop mode, sub stop mode, and hardware standby mode stop oscillation, making it possible to retain data while consuming the least amount of power. (The difference between the main stop mode and the sub stop mode is that it resumes operation in the main clock mode and the sub clock mode respectively, and there is no reference concerning about stop mode operation).


The CPU intermittent operation function intermittently runs the clock supplied to the CPU when accessing registers, on-chip memory, on-chip resources, and the external bus. Processing is possible with lower power consumption by reducing the execution speed of the CPU while supplying a high-speed clock and using on-chip resources.

The PLL clock multiplier can be selected as either 2, 4, 6, or 8 by setting the CS1 and CS0 bits. These clocks are divided by 2 to be used as a machine clock.

The WS1 and WS0 bits can be used to set the main clock oscillation stabilization delay time for when stop mode is woken up.


(1) Register Configuration

		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address : 0000A0H		STP	SLP	SPL	RST	TMD	CG1	CG0	—	00011000
		W	W	R/W	W	W	R/W	R/W		
Clock selection register (CKSCR)										
	bit 1	5 bit 1	4 bit 1	3 bit	12 bit	11 bit	10 bit	9 bit	8	Initial value
Address : 0000A1H	SCM		1 WS ²	WS	so sc	S MC	s cs	1 CS	0	11111100
	R	R	R/W	/ R/	W R/	N R/	N R/	N R/\	V	
R/W : Readable and writable R : Read only W : Write only — : Unused										




To Top / Lineup / Index

MB90650A Series



- <3> PLL clock oscillation stabilization delay complete and CS1/0 = 01
- <4> PLL clock oscillation stabilization delay complete and CS1/0 = 10
- <5> PLL clock oscillation stabilization delay complete and CS1/0 = 11 <6> MCS bit set or SCS bit cleared
- <7> PLL clock and main clock synchronized timing and SCS = 1
- <8> PLL clock and main clock synchronized timing and SCS = 0
- <9> Main clock oscillation stabilization delay complete and MCS = 0




15. Delayed Interrupt Generation Module

The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the F²MC-16L CPU can be generated and cleared by software using this module.

(1) Register Details

Delayed interrupt generation /release register (DIRR)									
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	Initial value
Address : 00009F _H	_	—	—	—		—	—	R0	Ов
								R/W	
R/W: Readable and — : Unused	writable								

The DIRR register controls generation and clearing of delayed interrupt requests. Writing "1" to the register generates a delayed interrupt request. Writing "0" to the register clears the delayed interrupt request. The register is set to the interrupt cleared state by a reset. Either "0" or "1" can be written to the reserved bits. However, considering possible future extensions, it is recommended that the set bit and clear bit instructions are used for register access.





16. DTMF Generator

The DTMF (dual tone multifrequency) generator is a module that can generate a series of audio tones as heard from a push-button telephone or a radio transceiver with a keypad. It has the following features: Capable of generating DTMF tones continuously (or even a single tone)

Capable of generating all CCITT tones: 0 to 9, *, #, A to D

(1) Register list





■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Demonster	Or much all	Va	lue	11	Domorko			
Parameter	Symbol	Min.	Max.	Unit	Remarks			
	Vcc1	Vss – 0.3	Vss + 4.0	V	MB90652A/653A/654A,			
	Vcc2	Vss – 0.3	Vss + 7.0	V	MB90F654A			
	Vcc (Vcc1 = Vcc2)	Vss – 0.3	Vss + 7.0	V	MB90P653A			
	AVcc	Vss – 0.3	Vss + 4.0	V	MB90652A/653A/654A, MB90F654A *1			
Power supply voltage		Vss – 0.3	Vss + 7.0	V	MB90P653A *1			
	AVRH AVRL	Vss – 0.3	Vss + 4.0	V	MB90652A/653A/654A, MB90F654A			
	AVKL	Vss - 0.3	Vss + 7.0	V	MB90P653A			
	DVRH	Vss – 0.3	Vss + 4.0	V	MB90652A/653A/654A, MB90F654A			
	DVIII	Vss – 0.3	Vss + 7.0	V	MB90P653A			
Input voltage	Vı	Vss - 0.3	Vss + 4.0	V	MB90652A/653A/654A, MB90F654A *2			
		Vss – 0.3	Vss + 7.0	V	MB90P653A *2,*6			
Output voltage	Vo	Vss – 0.3	Vss + 4.0	V	MB90652A/653A/654A, MB90F654A *2			
		Vss – 0.3	Vss + 7.0	V	MB90P653A *2,*6			
"L" level maximum	Iol	_	10	mA	MB90652A/653A/654A, MB90F654A *3			
output current		_	15	mA	MB90P653A *3			
"L" level average output current	Iolav	_	3	mA	MB90652A/653A/654A, MB90F654A *4			
		_	4	mA	MB90P653A *4			
"L" level total maximum	ΣΙοι	_	60	mA	MB90652A/653A/654A, MB90F654A			
output current		_	100	mA	MB90P653A			
"L" level total average	ΣΙοιαν	_	30	mA	MB90652A/653A/654A, MB90F654A *5			
output current		—	50	mA	MB90P653A *5			
"H" level maximum	Іон	_	-10	mA	MB90652A/653A/654A, MB90F654A *3			
output current		_	-15	mA	MB90P653A *3			

(Continued)

(Continued)

(Commued)					(Vss = AVss = 0.0 V)		
Parameter	Symbol	Va	lue	Unit	Remarks		
Falameter	Symbol	Min. Max.		Unit	Relliarks		
"H" level average output current	Іонал	_	-3	mA	MB90652A/653A/654A, MB90F654A *4		
ouipui curreni		_	-4	mA	MB90P653A *4		
"H" level total maximum output current	ΣІон	_	-60	mA	MB90652A/653A/654A, MB90F654A		
ouipui curreni		_	-100	mA	MB90P653A		
"H" level total average output current	ΣΙομαν	_	-30	mA	*5		
Power consumption	PD	—	200	mW			
Operating temperature	TA	-40	+85	°C			
Storage temperature	Tstg	-55	+150	°C			

*1: AVcc, AVRH, AVRL and DVRH must not exceed Vcc (Vcc1 and Vcc2 are contained). Similarly, AVRL must not exceed AVRH.

*2: VI and Vo must not exceed Vcc (Vcc1 and Vcc2 are contained) + 0.3 V.

*3: Maximum output current specifies the peak value or one corresponding pin.

*4: The average output current is the rating for the current from an individual pin averaged over 100 ms.

*5: The average total output current is the rating for the current from all pins averaged over 100 ms.

*6: Applies to the P47 and P70 to P72 on the MB90652A/653A/654A and MB90F654A.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Falameter	Symbol	Min.	Max.	Onic	Reinarks
		2.2	3.6	V	For normal operation (MB90652A/653A/654A)
	Vcc1	2.7	3.6	V	For normal operation (MB90P653A)
		2.4	3.6	V	For normal operation (MB90F654A)
		2.2	5.5	V	For normal operation (MB90652A/653A/654A)
	Vcc2	2.7	5.5	V	For normal operation (MB90P653A)
		2.4	5.5	V	For normal operation (MB90F654A)
Power supply voltage		1.8	3.6	V	To maintain statuses in stop mode (MB90652A/653A/654A)
	Vcc1	1.8	5.5	V	To maintain statuses in stop mode (MB90P653A)
		1.8	3.6	V	To maintain statuses in stop mode (MB90F654A)
	Vcc2	1.8	5.5	V	To maintain statuses in stop mode (MB90652A/653A/654A)
		1.8	5.5	V	To maintain statuses in stop mode (MB90P653A)
		1.8	5.5	V	To maintain statuses in stop mode (MB90F654A)
	Vін	0.7 Vcc	Vcc + 0.3	V	Pins other than VIHS and VIHM
"H" level input voltage	VIHS	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins
TT level input voltage	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	Viht	2.4	Vcc + 0.3	V	TTL input pins
	Vı∟	Vss - 0.3	0.3 Vcc	V	PIns other than VILS and VILM
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	Hysteresis input pins
	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	Vilt	Vss - 0.3	0.8	V	TTL input pins
Operating temperature	ΤΑ	-40	+85	°C	

Note: I²C must be used at above 2.7 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $\begin{array}{l} (\mathsf{MB90652A}/653\mathrm{A}/654\mathrm{A}: \, \mathsf{Vcc} = 2.2 \; \mathsf{V} \; \mathrm{to} \; 3.6 \; \mathsf{V}, \, \mathsf{Vss} = 0.0 \; \mathsf{V}, \, \mathsf{T}_{\mathsf{A}} = -40^\circ \mathrm{C} \; \mathrm{to} \; +85^\circ \mathrm{C}) \\ (\mathsf{MB90P653A}: \; \mathsf{Vcc} = 2.7 \; \mathsf{V} \; \mathrm{to} \; 3.3 \; \mathsf{V}, \; \mathsf{Vss} = 0.0 \; \mathsf{V}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathrm{C} \; \mathrm{to} \; +85^\circ \mathrm{C}) \\ (\mathsf{MB92F654A}: \; \mathsf{Vcc} = 2.4 \; \mathsf{V} \; \mathrm{to} \; 3.6 \; \mathsf{V}, \; \mathsf{Vss} = 0.0 \; \mathsf{V}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathrm{C} \; \mathrm{to} \; +85^\circ \mathrm{C}) \\ \end{array}$

Deverseter	Cumhal	Din nome	Condition	1	lue	<u> </u>	Unit	$J V, T_A = -40^{\circ}C t0 +85^{\circ}C)$
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level output	Vон	Pins except P47,	Vcc2 = 4.5 V, Іон = -4.0 mA	Vcc2-0.5		—	V	When the 5-V power supply is used
voltage*2	VOH	P47, P70 to P72	Vcc = 2.7 V, Іон = –1.6 mA	Vcc1-0.3		—	V	When the 3-V power supply is used *1
"L" level output	Vol	All output	Vcc2 = 4.5 V, IoL = 4.0 mA			0.4	V	When the 5-V power supply is used
voltage*2	VOL	pins	Vcc = 2.7 V, IoL = 2.0 mA		_	0.4	V	When the 3-V power supply is used
Input leakage current	lı.	Except P50 to P57, P90, P91	Vcc = 3.3 V, Vss < Vı < Vcc	-10	_	10	μA	
			When View 20V	40	80	400	kΩ	MB90P653A
Pull-up resistor	RPULL	_	When $Vcc = 3.0 V$, $T_A = +25^{\circ}C$	20	65	200	kΩ	MB90652A/653A/654A, MB90F654A
Open-drain output leakage current	lleak	P40 to P47, P70 to P72	_		0.1	10	μA	
	Icc				10	20	mA	MB90652A/653A/654A: During normal operation
	Icc		When Vcc = 3.0 V Internal 8 MHz		17	24	mA	MB90652A/653A/654A: In A/D operation
	Icc		operation		19	26	mA	MB90652A/653A/654A: In D/A operation
Power supply	Iccs				2.5	5	mA	MB90652A/653A/654A: During sleep
current	Icc				20	27	mA	MB90P653A: During normal operation
Icc		When Vcc = 3.0 V Internal 8 MHz		24	31	mA	MB90P653A: In A/D operation	
			operation		26	33	mA	MB90P653A: In D/A operation
	Iccs			_	4.2	10	mA	MB90P653A: During sleep

* 1 : P40 to P46 are N-ch open-drain pins to be controlled and are usually used as CMOS devices.

* 2 : When the device is used with dual power supplies, the P20 to P27, P30 to P37, P40 to P47, and P70 to P72 are the 5 V pins and the rest are the 3 V pins.

(Continued)

(Continued)

 $\begin{array}{l} (MB90652A/653A/654A: \mbox{Vcc} = 2.2 \mbox{ V to } 3.6 \mbox{ V}, \mbox{Vss} = 0.0 \mbox{ V}, \mbox{T}_{A} = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C}) \\ (MB90P653A: \mbox{Vcc} = 2.7 \mbox{ V to } 3.3 \mbox{ V}, \mbox{Vss} = 0.0 \mbox{ V}, \mbox{T}_{A} = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C}) \\ (MB90F654A: \mbox{Vcc} = 2.4 \mbox{ V to } 3.6 \mbox{ V}, \mbox{Vss} = 0.0 \mbox{ V}, \mbox{T}_{A} = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C}) \\ \end{array}$

Deremeter	Cumb al	Pin name	Condition		alue	- ,	Unit	1000, 14 = -40000000000000000000000000000000000	
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks	
	lcc			_	20	35	mA	MB90652A/653A/654A: During normal operation	
	Icc			_	27	45	mA	MB90F654A: During normal operation	
	Icc	_	When Vcc = 3.0 V Internal 16 MHz operation	Internal 16 MHz	_	33	50	mA	MB90F654A: Flash write/erase
	Icc			_	31	41	mA	MB90652A/653A/654A: In A/D operation	
	Icc			_	34	42	mA	MB90652A/653A/654A: In D/A operation	
	Iccs		When Vcc = 3.0 V Internal 16 MHz	_	4.8	10	mA	MB90652A/653A/654A: During sleep	
		operation	_	6.2	12	mA	MB90F654A: During sleep		
Power supply current	wer supply rrent Іссн		T _A = +25°C	_	0.1	20	μA	MB90652A/653A/654A: During stop	
	Іссн		When $Vcc = 3.0 V$	—	0.2	40	μA	MB90F654A: During stop	
	Iccl		$V_{CC} = 3.0 V,$ T _A = +25°C External 32 kHz	_	16	140	μΑ	MB90652A/653A/654A, MB90F654A: In sub operation	
	Iccl		operation (Internal 8 MHz operation)	—	4.4	6	mA	MB90P653A: In sub operation	
	Ісст		Vcc = 3.0 V,	_	10	30	μA	MB90652A/653A/654A: In watch mode	
	Ісст	_	T _A = +25°C External 32 kHz	_	15	30	μΑ	MB90F654A: In watch mode	
	Ісст		operation		15	60	μA	MB90P653A: In watch mode	
Input capacitance	CIN	Except AVcc, AVss, Vcc, Vss	—		10	80	pF		

Note: Vcc = Vcc1 = Vcc2


4. AC Characteristics

(1) Clock Timing

				(*****	Value	.0 v, vss	_ 0.0 V	$(, 1_{A} = -40^{\circ}C \text{ to } +85^{\circ}C)$
Parameter	Symbol	Pin name	Condition	N4:	1		Unit	Remarks
		manio		Min.	Тур.	Max.		
	Fсн	X0, X1	—	3	—	32	MHz	MB90652A/653A/ 654A,MB90F654A
Clock frequency			—	3	_	16	MHz	MB90P653A
	Fc∟	X0A, X1A	—	_	32.768	_	kHz	
	tc	X0, X1	_	31.25		333	ns	MB90652A/653A/ 654A,MB90F654A
Clock cycle time			_	62.5	—	333	ns	MB90P653A
	tc∟	X0A, X1A	_	_	30.5		μs	
	Р _{WH} РwL	X0	_	5	_	_	ns	MB90652A/653A/ 654A,MB90F654A*2
Input clock pulse width	FWL		_	10	—		ns	MB90P653A *2
	Pwlh Pwll	X0A	_	_	15.2	_	μs	*2
Input clock rise time and fall time	t _{cr} t _{cf}	X0	_	_		5	ns	External clock
Internal	fcp		_	1.5		16	MHz	MB90652A/653A/ 654A,MB90F654A
operating clock frequency				1.5	—	8	MHz	MB90P653A
	f CPL	—	—		8.192	_	kHz	
Internal	t _{CP}	—	—	62.5	—	666	ns	
operating clock cycle time	t CPL	_	_		122.1		μs	
Frequency fluctuation ratio	Δf	_	_	_	_	5	%	When locked *1

(Vcc = 2.7 V to 3.3 V, Vss = 0.0 V, T_A = $-40^{\circ}C$ to $+85^{\circ}C$)


*1: The frequency fluction ratio indicates the maximum fluctuation ratio from the set center frequency while locked when using the PLL multiplier.





Because the PLL frequency fluctuates around the set frequency with a certain cycle [approximately $CLK \times (1 CYC to 50 CYC)$], the worst value is not maintained for long. (The pulse, if featured with the long period, would produce practically no error.)

*2: The duty ratio should be in the range 30% to 70%.


Note: Vcc = Vcc1 = Vcc2







The AC characteristics are for the following measurement reference voltages.




(2) Clock Output Timing

$(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	name	Condition	Condition Min. Max.		Unit	Remarks
Cycle time	tcyc	CLK	—	t CP	—	ns	
				t _{CP} / 2 – 20	t _{CP} / 2 + 20	ns	
$CLK \uparrow \to CLK \downarrow$	tchc∟	CLK	Vcc = 3.0 V ±10%	tcp / 2 – 64	tcp / 2 + 64	ns	In the external frequency of 5 MHz

tcp: See "(1) Clock Timing."

Note: Vcc = Vcc1 = Vcc2




(3) Reset Input Specifications


 $(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Faraneter	Symbol	name Condition Min.		Min.	Max.	Onic	IVEIIIal KS
Reset input time	t rstl	RST	_	16 tcp		ns	

tcp: See "(1) Clock Timing."

Note: Vcc = Vcc1 = Vcc2





(4) Power on Supply Specifications (Power-on Reset)


			(Vcc = 2.7 V	V to 3.3 V, V	/ss = 0.0 V, 7	Γ _Α = -40	°C to +85°C)
Deremeter	Symbol	Pin name	Condition	Va	lue		Remarks
Parameter	Symbol	Fin name	Condition	Min.	Max.		Remarks
Power supply rising time	t R	Vcc			30	ms	*
Power supply cut-off time	toff	Vcc		1	_	ms	Due to repeat operation

*: When the power rising, Vcc must be less than 0.2 V.

Notes: • The above standards are the values needed in order to activate a power-on reset.

• Activate a power-on reset by turning on the power supply again this in device.

• Vcc = Vcc1 = Vcc2




(5) Bus Read Timing

			(Vcc=	2.7 V to 3.3 \	/, Vss = 0.0 V,	T A = -	-40°C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Faiametei	Symbol		condition	Min.	Max.	Onit	Kennar Ka
ALE pulse width	tlhll	ALE		t _{CP} /2 – 20		ns	MASK/FLASH
	LHLL			tcp / 2 – 35		ns	MB90P653A
Valid address \rightarrow ALE \downarrow time	tavel	Multiplexed		tcp / 2 – 25		ns	MASK/FLASH
	LAVLL	address		tcp / 2 – 40		ns	MB90P653A
ALE $\downarrow \rightarrow$ address valid time	t llax	Multiplexed address	_	tcp / 2 – 15	_	ns	
Valid address $\rightarrow \overline{RD} \downarrow time$	t avrl	Multiplexed address	_	tcp – 15	_	ns	
Valid address \rightarrow valid data	tavdv	Multiplexed			5 t _{CP} / 2 - 60	ns	MASK/FLASH
input	LAVDV	address		_	5 t _{CP} / 2 - 80	ns	MB90P653A
RD pulse width	t rlrh	RD	—	3 t _{CP} / 2 – 20	—	ns	
$\overline{RD} \downarrow \rightarrow valid data input$	t RLDV	D15 to D00		—	5 t _{CP} / 2 - 60	ns	MASK/FLASH
$\wedge \cup \downarrow \rightarrow \forall a \cup \cup a a a a a a $	IRLDV	D 13 10 D00	_	—	5 t _{CP} / 2 - 80	ns	MB90P653A
$\overline{RD} \uparrow \rightarrow data hold time$	t RHDX	D15 to D00	_	0	_	ns	
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	t RHLH	RD, ALE	—	tcp / 2 – 15	—	ns	
$\overline{RD} \ \uparrow \rightarrow address \ valid \ time$	t RHAX	Address, RD	—	tcp / 2 – 10	—	ns	
Valid address \rightarrow CLK \uparrow time	tavch	Address, CLK	—	tcp / 2 –20	_	ns	
$\overline{RD}\downarrow \to CLK\uparrowtime$	t RLCH	RD, CLK	—	t _{CP} / 2 – 20	—	ns	

tcp: See "(1) Clock Timing."

Note: Vcc = Vcc1 = Vcc2




(6) Bus Write Timing

			(VCC =	2.7 0 10 3.3 0	, vss = 0.0	$\mathbf{v}, \mathbf{I}\mathbf{A} =$	-40°C to +85°C)
Parameter	Symbol	Pin name	Condition	Valu	е	Unit	Remarks
Farameter	Symbol		Condition	Min.	Max.	Unit	Remarks
Valid address $\rightarrow \overline{\text{WR}} \downarrow \text{time}$	t avwl	A23 to A00	—	tcp – 15	_	ns	
WR pulse width	t wlwh	WR		$3 t_{CP} / 2 - 20$	_	ns	
Valid data output $\rightarrow \overline{WR} \uparrow$ time	t dvwh	D15 to D00	_	3 tcp / 2 - 20	_	ns	
$\overline{\mathrm{WR}} \uparrow \rightarrow \mathrm{data} \ \mathrm{hold} \ \mathrm{time}$	twhox	D15 to D00		20		ns	MASK/FLASH
	IWHDX	D 15 to D00		30		ns	MB90P653A
$\overline{WR} \uparrow \rightarrow address valid time$	t WHAX	A23 to A00	_	tcp / 2 – 10		ns	
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twhlh	WR, ALE	—	tcp / 2 − 15		ns	
$\overline{WR}\downarrow \to CLK\uparrow$ time	t wlch	WR, ALE	—	tcp / 2 – 20	_	ns	

 $(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V V}_{SS} = 0.0 \text{ V T}_{A} = 0.0 \text{ V}$ -40° C to $+85^{\circ}$ C)

tcp: See "(1) Clock Timing."

Note: Vcc = Vcc1 = Vcc2




(7) Ready Input Timing

Deremeter	Symbol	Pin name	X		7, vss=0.0 lue	Unit	Remarks	
Parameter	Symbol	Fill Hallie	Condition Min.		Max.	Unit	Reindiks	
RDY setup time	tRYHS	RDY	—	45	—	ns	MASK/FLASH	
	INTH5			70		ns	MB90P653A	
RDY hold time	tryнн	RDY	_	0		ns		

 $(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Notes: \bullet Use the auto-ready function if the RDY setup time is too short

• Vcc = Vcc1 = Vcc2.



(8) Hold Timing


 $(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Val	ue	Unit	Remarks
Falailietei	Symbol	i ili liame	Condition	Min.	Max.	Unit	itema ka
Pin floating $\rightarrow \overline{HAK} \downarrow time$	t xhal	HAK		30	t CP	ns	
$\overline{\mathrm{HAK}} \uparrow \rightarrow \mathrm{pin} \ \mathrm{valid} \ \mathrm{time}$	t hahv	HAK		t CP	2 tcp	ns	

tcp: See "(1) Clock Timing."

Notes: • After reading HRQ, more than one cycle is required before changing \overline{HAK} .

• Vcc = Vcc1 = Vcc2



(9) UART Timing

	1		(VCC = 2.1		,	0.0 v,	$I_A = -40^{\circ}C$ to $+85^{\circ}C$)
Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	name	Condition	Min.	Max.	Unit	Reillarks
Serial clock cycle time	tscyc	_		8 t CP	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	tslov			-80	80	ns	MASK/FLASH
	ISLOV	_	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$ for the internal shift	-120	120	ns	MB90P653A
Valid SIN \rightarrow SCK \uparrow	tıvs⊦		clock mode output	100		ns	MASK/FLASH
	UVSH	_	pin	200	—	ns	MB90P653A
SCK $\uparrow \rightarrow$ valid SIN hold time	tsніх			t CP		ns	
Serial clock "H" pulse width	t shsl	_		4 tcp	_	ns	
Serial clock "L" pulse width	tslsн			4 tcp		ns	
SCK $\downarrow \rightarrow$ SOT delay time	tslov		C∟ = 80 pF + 1 TTL for the external	—	150	ns	MASK/FLASH
SCR $\psi \rightarrow$ SOT delay liftle	ISLOV	_	shift clock mode	—	200	ns	MB90P653A
Valid SIN \rightarrow SCK \uparrow	tıvs⊢		output pin	60	—	ns	MASK/FLASH
	UVSH	_		120	—	ns	MB90P653A
SCK $\uparrow \rightarrow$ valid SIN hold	tshix			60	—	ns	MASK/FLASH
time	LOHIX	_		120	—	ns	MB90P653A


 $(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Notes: • These are the AC characteristics for CLK synchronous mode.

• CL is the load capacitance connected to the pin at testing.

• tcp is the machine cycle period (unit: ns).

• Vcc = Vcc1 = Vcc2



(10) I/O Extended Serial Timing

$(V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$										
Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks			
Falameter	Symbol	name	Condition	Min.	Max.	Unit	itemarks			
Serial clock cycle time	tscyc	_		8 t _{CP}	—	ns				
SCK $\downarrow \rightarrow$ SOT delay time	tslov		C∟ = 80 pF + 1 TTL		80	ns	MASK/FLASH			
$30 \text{ k} \neq 301$ delay time	ISLOV		for the internal shift	—	160	ns	MB90P653A			
Valid SIN $ ightarrow$ SCK \uparrow	tıvsн		clock mode output pin	t CP	—	ns				
SCK $\uparrow \rightarrow$ valid SIN hold time	tsніх	_		t CP	_	ns				
Serial clock "H" pulse	tshsl			230	_	ns	MASK/FLASH			
width	LSHSL ·		C∟ = 80 pF + 1 TTL	460	—	ns	MB90P653A			
Serial clock "L" pulse		_		230	—	ns	MASK/FLASH			
width	t slsh		for the external	460	—	ns	MB90P653A			
$SCK \downarrow \to SOT \text{ delay time}$	tslov		shift clock mode output pin	2 tcp		ns				
Valid SIN \rightarrow SCK \uparrow	t ivsh			t CP		ns				
$\begin{array}{l} SCK \uparrow \to valid \; SIN \; hold \\ time \end{array}$	tsнıx			2 tcp		ns				


Notes: • These are the AC characteristics for CLK synchronous mode.

 $\bullet\,C_{\scriptscriptstyle \sf L}$ is the load capacitance connected to the pin at testing.

 $\bullet \, t_{\text{CP}}$ is the machine cycle period (unit: ns).

• The values in the table are target values.

• Vcc = Vcc1 = Vcc2




(11) I²C Timing

			(Vcc = 2.7 V 1		lue		,	
Parameter			Condition	Min.	Max.	Unit	Remarks	
SCL clock frequency	fsc∟			0	100	kHz		
Bus free time between stop and start conditions	t BUS	_		4.7		μs		
Hold time (re-send) start	t hdsta	_		4.0		μs	The first clock pulse is generated after this period.	
SCL clock L state hold time	tLOW	—	—	4.7		μs		
SCL clock H state hold time	tніgн	—	_	4.0		μs		
Re-send start condition setup time	t susta	_	_	4.7		μs		
Data hold time	t hddat	_		0		μs		
Data setup time	t sudat	_		40		ns		
SDA and SCL signal rising time	tR	_	_	_	1000	ns		
SDA and SCL signal falling time	t⊧	_	_	_	300	ns		
Stop condition setup time	t susto	—		4.0	_	μs		

(Vcc = 2.7 V to 3.3 V, Vss = 0.0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Note: Vcc = Vcc1 = Vcc2



5. A/D Converter Electrical Characteristics

 $\begin{array}{l} (\mathsf{MB90652A}/653A/654A: \mathsf{V}_{CC} = 2.2 \; \mathsf{V} \; to \; 3.3 \mathsf{V}, \; \mathsf{V}_{SS} = \mathsf{AV}_{SS} = 0.0 \; \mathsf{V}, \; 2.7 \; \mathsf{V} \leq \mathsf{AVRH} - \mathsf{AVRL}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathsf{C} \; to \; +85^\circ \mathsf{C}) \\ (\mathsf{MB90F654A}: \; \mathsf{V}_{CC} = 2.4 \; \mathsf{V} \; to \; 3.6 \; \mathsf{V}, \; \mathsf{V}_{SS} = \mathsf{AV}_{SS} = 0.0 \; \mathsf{V}, \; 2.7 \; \mathsf{V} \leq \mathsf{AVRH} - \mathsf{AVRL}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathsf{C} \; to \; +85^\circ \mathsf{C}) \\ (\mathsf{MB90P653A}: \; \mathsf{V}_{CC} = 2.7 \; \mathsf{V} \; to \; 3.3 \; \mathsf{V}, \; \mathsf{V}_{SS} = \mathsf{AV}_{SS} = 0.0 \; \mathsf{V}, \; 2.7 \; \mathsf{V} \leq \mathsf{AVRH} - \mathsf{AVRL}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathsf{C} \; to \; +85^\circ \mathsf{C}) \\ (\mathsf{MB90P653A}: \; \mathsf{V}_{CC} = 2.7 \; \mathsf{V} \; to \; 3.3 \; \mathsf{V}, \; \mathsf{V}_{SS} = \mathsf{AV}_{SS} = 0.0 \; \mathsf{V}, \; 2.7 \; \mathsf{V} \leq \mathsf{AVRH} - \mathsf{AVRL}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathsf{C} \; to \; +85^\circ \mathsf{C}) \\ (\mathsf{V}_{\mathsf{B}} = \mathsf{AV}_{\mathsf{B}} = \mathsf{AV}_{\mathsf{B}} = 0.0 \; \mathsf{V}, \; 2.7 \; \mathsf{V} \leq \mathsf{AVRH} - \mathsf{AVRL}, \; \mathsf{T}_{\mathsf{A}} = -40^\circ \mathsf{C} \; to \; +85^\circ \mathsf{C}) \\ (\mathsf{MB} = \mathsf{AV}_{\mathsf{B}} = \mathsf{AV}_{\mathsf{B$

Deremeter	Symbol	Pin name		Value	Unit	Remarks		
Parameter	Symbol	Fill hame	Min.	Тур.	Max.	Unit	itemaiks	
Resolution	—		—	10	10	bit		
Total error			—	_	±3.0	LSB		
Linearity error				_	±2.0	LSB		
Differential				_	±1.9	LSB	MASK/FLASH	
linearity error	_		_	_	±1.5	LSB	MB90P653A	
Zero transition voltage	Vот	AN0 to AN7	AVRL – 1.5 LSB	AVRL + 0.5 LSB	AVRL + 2.5 LSB	mV		
Full scale transition voltage	Vfst	AN0 to AN7	AVRH – 4.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	mV		
Conversion time			6.125 ^{*1}	_	_	μs	MASK/FLASH	
Conversion time	_		12.25 ^{*2}	_		μs	MB90P653A	
Analog port input current	lain	AN0 to AN7	_	0.1	10	μA		
Analog input voltage	VAIN	AN0 to AN7	AVRL	_	AVRH	V		
		AVRH	AVRL + 2.7	_	AVcc	V		
Reference voltage		AVRL	0	_	AVRH – 2.7	V		
Power supply	la	AVcc	—	3		mA		
current	Іан	AVcc		_	5 ^{*3}	μΑ		
Reference voltage	Ir	AVRH	_	200		μA		
supply current	Irh	AVRH	_	_	5 ^{*3}	μA		
Variation between channels	—	AN0 to AN7		—	4	LSB		

*1: For a 16 MHz machine clock

*2: For an 8 MHz machine clock

*3: The current when the A/D converter is not operating or the CPU is in stop mode (for $V_{CC} = AV_{CC} = AV_{RH} = 3.0 V$).

Notes: • The error increases proportionally as |AVRH – AVRL| decreases.

• The output impedance of the external circuits connected to the analog inputs should be in the following range.


The output impedance of the external circuit should be less than approximately 7 k Ω .

When using an external capacitor, it is recommended to have several thousand times the capacitance of the internal capacitor as a guid, if one takes into consideration the effect of the divided capacitance between the external capacitor and the internal capacitor.

• If the output impedance of the external circuit is too high, the sampling time might be insufficient (sampling time = $3.75 \ \mu$ s at a machine clock of 16 MHz).

• Vcc = Vcc1 = Vcc2

(Continued)



6. D/A Converter Electrical Characteristics

 $\begin{array}{l} (MB90652A/653A: V_{CC} = 2.2 \ V \ to \ 3.3 \ V, V_{SS} = DV_{SS} = 0.0 \ V, 2.2 \ V \leq DVRH - DV_{SS}, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C) \\ (MB90F654A: V_{CC} = 2.4 \ V \ to \ 3.6 \ V, \ V_{SS} = DV_{SS} = 0.0 \ V, \ 2.4 \ V \leq DVRH - DV_{SS}, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C) \\ (MB90P653A: V_{CC} = 2.7 \ V \ to \ 3.3 \ V, \ V_{SS} = DV_{SS} = 0.0 \ V, \ 2.7 \ V \leq DVRH - DV_{SS}, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C) \\ \end{array}$

Parameter	Symbol	Pin		Value		l Init	Remarks
	Symbol	name	Min.	Тур.	Max.	Unit	Remarks
Resolution	—	_	—	8	8	bit	
Differential linearity error	_		_	_	±0.9	LSB	
Absolute accuracy		_	_	_	1	%	
Linearity error	—	_	_	_	±1.5	LSB	
Conversion time	—	_	_	10.0	20.0	μs	*1
Analog	_		2.2		Vcc	V	MB90652A/653A/654A*2
reference power		DVRH	2.4		Vcc	V	MB90F654A *2
supply voltage			2.7		Vcc	V	MB90P653A *2
Reference voltage supply current	Idvr	Idvr	_	100		μΑ	*3
	Idvrs	DVRH		—	5	μΑ	*4
Analog output impedance	_	_	_	28	_	kΩ	

*1: Conversion time is the value at the load capacitance = 20 pF.

*2: DVRH – DVss (AVss)

*3: Current value at conversion

*4: Current value when stopped


Note: Vcc = Vcc1 = Vcc2

7. DTMF Electrical characteristics

 $\begin{array}{l} (MB90652A/653A: V_{CC} = 2.2 \ V \ to \ 3.3 \ V, V_{SS} = DV_{SS} = 0.0 \ V, \ 2.2 \ V \leq DVRH - DV_{SS}, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C) \\ (MB90F654A: V_{CC} = 2.4 \ V \ to \ 3.6 \ V, \ V_{SS} = DV_{SS} = 0.0 \ V, \ 2.4 \ V \leq DVRH - DV_{SS}, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C) \\ (MB90P653A: V_{CC} = 2.7 \ V \ to \ 3.3 \ V, \ V_{SS} = DV_{SS} = 0.0 \ V, \ 2.7 \ V \leq DVRH - DV_{SS}, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C) \\ \end{array}$


· · · · · · · · · · · · · · · · · · ·	1	,			,		, ,
Parameter	Symbol	Condition		Value		Unit	Remarks
Farameter	Symbol	Condition	Min.	Тур.	Max.	Onic	itemarks
Output load condition	Ro		30 k	_	_	Ω	To be specified with DTMF pin pull-down resistor
DTMF output offset voltage (At signal output)	VMOF			0.4	_	V	
DTMF output amplitude (COL single tone)	VMFC	$V_{CC} = 3 V$ $T_A = 25^{\circ}C$ Machine clock f = 16 MHz	450	530	600	mV _{P-P}	When DTMF terminal is opened
DTMF output amplitude (ROW single tone)	Vmfor		330	440	500	mV _{P-P}	Ro = 200 kΩ
COL/ROW level difference	Rмғ		1.6	2.0	2.4	dB	

Note: Vcc =Vcc1 = Vcc2





■ EXAMPLE CHARACTERISTICS

(1) "H" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (COMS Input)






(2) "L" Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)




(5) Power Supply Current (fcp = Internal Operating Clock Frequency)


Mask ROM products



• OTPROM products





• FLAH products




(6) Pull-up Resistance

• Mask ROM products





• FLASH products



■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

ltem	Meaning
Mnemonic	Upper-case letters and symbols:Represented as they appear in assembler.Lower-case letters:Replaced when described in assembler.Numbers after lower-case letters:Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n : When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z : Transfers "0". X : Extends with a sign before transferring. - : Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00 _H to AH. X : Transfers 00 _H or FF _H to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S : Set by execution of instruction. R : Reset by execution of instruction.
Z	
V	
С	
RMW	 Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL:AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address

 Table 2
 Explanation of Symbols in Tables of Instructions

(Continued)

(Continued)

Symbol	Meaning
rel	Branch specification relative to PC
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Code	Notation		Notation Ad		Ì	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_		
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3			Register indirect	0		
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +		@RW1 + @RW2 +		0		
10 11 12 13 14 15 16 17	 @RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8 @RW7 + disp8 		 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 		1		
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16		<pre>@RW1 + disp16 displacement @RW2 + disp16</pre>		2		
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2		

Table 3 Effective Address Fields

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Code	Operand	(a) Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Table 4 Number of Execution Cycles for Each Type of Addressing

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

	(b)	byte	(c) v	vord	(d) long	
Operand	Number of cycles	Number of access	Number of cycles	Number of access	Number of cycles	Number of access
Internal register	+0	1	+0	1	+0	2
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4
External data bus (8 bits)	+1	1	+4	2	+8	4

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

N	Inemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOV MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 + 2 2 2 3 1	3 4 2 3+ (a) 3 2 3 10 1	0 0 1 1 0 0 0 2 0	(b) (b) (b) (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (imm8 byte (A) \leftarrow (i(A)) byte (A) \leftarrow ((RLi)+disp8) byte (A) \leftarrow imm4		* * * * * * * * * * * * * * * * * * *				* * * * * * * * R	* * * * * * * * *			- - - - - - - - -
MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A,@RWi+disp8 A, @RLi+disp8	2 3 2 2 2 2 2 2 2 2 2 2 3	3 4 2 3+ (a) 3 2 3 5 10	0 0 1 1 0 0 0 1 2	(b) (b) (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (addr16) byte (A) \leftarrow (ear) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RVi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	L XXXXXXXXXXX	* * * * * * * *				N * * * * * * * * * *	* * * * * * * * *			
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A eam, A io, A @RLi+disp8, A Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 dir, #imm8 ear, #imm8 eam, #imm8 eam, #imm8 @AL, AH	2 3 1 2 + 2 3 2 + 2 + 2 + 2 3 3 3 + 2	3423+ (a)31034+ (a)45+ (a)25524+ (a)3	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 2 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ \end{array}$	(b) (b) (b) (b) (b) (b) (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (io) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (ear) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (dir) \leftarrow imm8 byte (ear) \leftarrow imm8						* * * * * * * * * * * * - *	* * * * * * * * * * * * - *			
XCH XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	$0 \\ 2 \times (b) \\ 0 \\ 2 \times (b)$	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z –	- - -		_ _ _	_ _ _					- - -

 Table 7
 Transfer Instructions (Byte) [41 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	z	v	С	RMW
MOVW A, dir MOVW A, addr16 MOVW A, SP MOVW A, RWi MOVW A, ear MOVW A, eam MOVW A, io MOVW A, @A MOVW A, @RWi+disp8 MOVW A, @RLi+disp8	2 3 1 2 2+ 2 3 2 3	3 4 1 2 3+ (a) 3 3 2 5 10	0 0 1 1 0 0 0 1 2	(c) (c) 0 0 (c) (c) (c) (c) (c) (c)	word (A) \leftarrow (dir) word (A) \leftarrow (addr16) word (A) \leftarrow (SP) word (A) \leftarrow (RWi) word (A) \leftarrow (ear) word (A) \leftarrow (eam) word (A) \leftarrow (io) word (A) \leftarrow (io) word (A) \leftarrow (i(A)) word (A) \leftarrow ((RWi) +disp8) word (A) \leftarrow ((RLi) +disp8)		* * * * * * * * *				* * * * * * * * *	* * * * * * * * *			- - - - - - - - - - - -
MOVW dir, A MOVW addr16, A MOVW SP, A MOVW RWi, A MOVW ear, A MOVW ear, A MOVW io, A MOVW @RWi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RWi, ear MOVW RWi, ear MOVW ear, RWi MOVW ear, RWi MOVW ear, #imm16 MOVW ear, #imm16 MOVW ear, #imm16	2 3 1 1 2 2 2 2 3 2 2 2 2 3 4 4 4	34123+(a)351034+(a)45+(a)2524+(a)	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \end{array}$	(c) (c) (c) (c) (c) (c) (c) (c) (c) (c)	word (dir) \leftarrow (A) word (addr16) \leftarrow (A) word (SP) \leftarrow (A) word (RWi) \leftarrow (A) word (ear) \leftarrow (A) word (eam) \leftarrow (A) word (io) \leftarrow (A) word ((RWi) +disp8) \leftarrow (A) word ((RUi) +disp8) \leftarrow (A) word ((RWi) \leftarrow (ear) word (RWi) \leftarrow (ear) word (RWi) \leftarrow (eam) word (ear) \leftarrow (RWi) word (ear) \leftarrow (RWi) word (RWi) \leftarrow imm16 word (ear) \leftarrow imm16 word (eam) \leftarrow imm16						* * * * * * * * * * * * * * *	* * * * * * * * * * * * * - * _			
MOVW @AL, AH XCHW A, ear XCHW A, eam XCHW RWi, ear XCHW RWi, eam MOVL A, ear	2 2+ 2+ 2+ 2+ 2	3 4 5+ (a) 7 9+ (a) 4	0 2 0 4 2	(c) 0 2× (c) 0 2× (c) 0	word ((A)) \leftarrow (AH) word (A) \leftrightarrow (ear) word (A) \leftrightarrow (eam) word (RWi) \leftrightarrow (ear) word (RWi) \leftrightarrow (eam) long (A) \leftarrow (ear)	-	_ _ _ _	_ _ _ _			* *	* *			
MOVL A, ean MOVL A, eam MOVL A, #imm32 MOVL ear, A MOVL eam, A	2+ 5 2 2+	4 5+ (a) 3 4 5+ (a)	0 0 2 0	(d) 0 (d) (d)	long (A) \leftarrow (ear) long (A) \leftarrow (ear) long (A) \leftarrow imm32 long (ear) \leftarrow (A) long (ear) \leftarrow (A)	-	_ _ _	_ _ _	_ _ _		* * *	* * *	-	-	_ _ _ _

 Table 8
 Transfer Instructions (Word/Long Word) [38 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
				_		•			•	U	•	*	*	*	*	
ADD	A,#imm8	2 2	2	0	0	byte (A) \leftarrow (A) +imm8	Z	-	-	-	-	*	*	*	*	-
ADD	A, dir	2	5 3	0	(b)	byte (A) \leftarrow (A) +(dir)	Z Z	-	-	-	_	*	*	*	*	-
ADD ADD	A, ear			1	0 (b)	byte (A) \leftarrow (A) +(ear)	Z	_	-	_	_	*	*	*	*	_
	A, eam	2+ 2	4+ (a) 3	2	(b)	byte (A) \leftarrow (A) +(eam)			-		_	*	*	*	*	
ADD ADD	ear, A				0 2 (h)	byte (ear) \leftarrow (ear) + (A)	– Z	-	-	-	_	*	*	*	*	*
ADD	eam, A	2+ 1	5+ (a) 2	0	2×(b)	byte (eam) \leftarrow (eam) + (A)	Z	_	_	_	_	*	*	*	*	_
ADDC	A	2	2	0 1	0	byte (A) \leftarrow (AH) + (AL) + (C)	Z		-		_	*	*	*	*	
ADDC	A, ear A, eam	2 2+	-	0	0 (b)	byte (A) \leftarrow (A) + (ear) + (C)	Z	_	_	_	_	*	*	*	*	_
ADDC			4+ (a) 3	0		byte (A) \leftarrow (A) + (eam) + (C) byte (A) \leftarrow (AH) + (AL) + (C) (decimal)	Z			_	_	*	*	*	*	
SUB		1	2	-	0	• • • • • • • • • • • •	Z	-	-		_	*	*	*	*	-
SUB	A, #imm8	2	2 5	0	0 (b)	byte (A) \leftarrow (A) –imm8	Z	-	-	-	_	*	*	*	*	-
SUB	A, dir	2	э 3	0 1	(b) 0	byte (A) \leftarrow (A) – (dir) byte (A) \leftarrow (A) – (ear)	Z	_	-	_	_	*	*	*	*	_
SUB	A, ear	2 2+	-	0	(b)	byte (A) \leftarrow (A) – (ean)	Z		-	_	_	*	*	*	*	_
SUB	A, eam ear, A	2+	4+ (a) 3	2	(0)	byte (ear) \leftarrow (ear) – (A)		_	_	_	_	*	*	*	*	_
SUB	ean, A eam, A	2 2+	5+ (a)	2	2× (b)	byte (ear) \leftarrow (ear) – (A)			_	_	_	*	*	*	*	*
SUBC	A A	2+	0+ (a) 2	0		byte (A) \leftarrow (AH) – (AL) – (C)	– Z	_	_	_	_	*	*	*	*	_
SUBC	A, ear	2	2	1	0	byte (A) \leftarrow (A) – (AL) – (C) byte (A) \leftarrow (A) – (ear) – (C)	Z	_	_	_	_	*	*	*	*	_
SUBC	A, ean	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) – (ean) – (C) byte (A) \leftarrow (A) – (eam) – (C)	Z	_	_			*	*	*	*	
SUBDC		2+	4+ (a) 3	0	(0)	byte (A) \leftarrow (A) – (earril) – (C) byte (A) \leftarrow (AH) – (AL) – (C) (decimal)	Z	_	_	_		*	*	*	*	_
SUBDC	A	1	-	0	0		2	_	-							_
ADDW	А	1	2	0	0	word (A) \leftarrow (AH) + (AL)	-	—	-	-	-	*	*	*	*	-
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	-	—	—	—	—	*	*	*	*	—
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	-	—	—	-	-	*	*	*	*	—
ADDW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) +imm16	-	—	—	—	—	*	*	*	*	—
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	-	-	—	—	—	*	*	*	*	-
ADDW	eam, A	2+	5+ (a)	0	2×(c)	word (eam) \leftarrow (eam) + (A)	-	—	—	—	—	*	*	*	*	*
ADDCW		2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	-	-	—	—	—	*	*	*	*	-
ADDCW		2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	-	-	—	-	-	*	*	*	*	-
SUBW	A	1	2	0	0	word (A) \leftarrow (AH) – (AL)	-	-	—	—	—	*	*	*	*	-
SUBW	A, ear	2	3	1	0	word (A) \leftarrow (A) – (ear)	-	-	—	-	-	*	*	*	*	-
	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) – (eam)	-	—	-	—	—	*	*	*	*	-
	A, #imm16	3	2	0	0	word (A) \leftarrow (A) –imm16	-	-	—	-	-	*	*	*		-
SUBW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) – (A)	-	-	—	-	-	*	*	*	*	
SUBW	eam, A	2+	5+ (a)	0	2×(c)	word (eam) \leftarrow (eam) – (A)	-	—	-	—	—	*	*	*		*
SUBCW		2	3	1	0	word (A) \leftarrow (A) – (ear) – (C)	-	—	-	-	-	*	*	*	*	-
SUBCW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) – (eam) – (C)	-	—	-	—	—	*	*	*	*	—
ADDL	A, ear	2	6	2	0	long (A) \leftarrow (A) + (ear)	_	_	_	_	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) + (ear)	_	_	_	_	_	*	*	*	*	_
ADDL	A, #imm32	5	4	Õ	0	long (A) \leftarrow (A) +imm32	_	_	_	_	_	*	*	*	*	_
SUBL	A, ear	2	6	2	Õ	long (A) \leftarrow (A) – (ear)	_	_	_	_	_	*	*	*	*	_
SUBL	A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) – (eam)	_	_	_	_	_	*	*	*	*	_
SUBL	A, #imm32	5	4	Ő	0	long (A) \leftarrow (A) $-imm32$	_	_	_	_	_	*	*	*	*	_
	, 	-		-	-	- 3(-) - (-)										

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mr	nemonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	Z	۷	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	-	_		_	_	*	*	*	_	 *
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) –1 byte (eam) \leftarrow (eam) –1	-	-		-	_ _	*	*	*	_	*
INCW INCW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	-	_		_	_	*	* *	*	_	
DECW DECW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) –1 word (eam) \leftarrow (eam) –1	_ _	_ _	-	-		*	*	*	_	— *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) \leftarrow (ear) +1 long (eam) \leftarrow (eam) +1	_	_		_	_	*	* *	*	_	
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	-	-		-	-	*	*	*	_	— *

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11	Compare Instructions	(Byte/Word/Long	Word) [11 Instructions]
----------	----------------------	-----------------	-------------------------

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	Z	۷	С	RMW
CMP	А	1	1	0	0	byte (AH) – (AL)	_	-	_	-	-	*	*	*	*	-
CMP	A, ear	2	2	1	0	byte (A) \leftarrow (ear)	—	_	_	—	—	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte $(A) \leftarrow (eam)$	—	_	_	—	—	*	*	*	*	_
CMP	A, #imm8	2	2	0	٥́	byte (A) ← imm8	-	-	-	-	-	*	*	*	*	-
CMPW	А	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	—	_	_	—	—	*	*	*	*	-
CMPW	A, eam	2+	3+ (a)	0	(c)	word $(A) \leftarrow (eam)$	—	_	_	—	—	*	*	*	*	-
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	-	-	-	-	-	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) \leftarrow (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	-	—	—	-	-	*	*	*	*	—
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	-	—	—	-	-	*	*	*	*	—

Mnen	nonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	Z	۷	С	RMW
DIVU	А	1	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH)	_	-	-	-	-	_	-	*	*	-
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	-	-	-	-	-	-	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	_	-	-	_	-	-	-	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	_	-	-	_	-	-	-	*	*	-
DIVUW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	_	-	_	_	-	_	_	*	*	_
MULU	А	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	-	-	-	-	—	-	—	-	—
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	-	-	-	-	-	-	-	-	-
MULUW	А	1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	-	_	_	-	_	_	_	_	—
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	—	-	-	-	-	—	-	—	-	—
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	-	Ι	-	-	-	Ι	-	-	-

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and $2 \times (b)$ normally.

*7: (c) when the result is zero or when an overflow occurs, and $2 \times (c)$ normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	z	v	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)		_ _ _ _				* * * *	* * * *	R R R R R		_ _ _ *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	- - - -	- - - -				* * * * *	* * * *	R R R R R R		- - - *
XOR XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)	- - - -	 				* * * * *	* * * *	R R R R R R		- - - *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	_ _ _					* * *	* * *	R R R		- - *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	- - - -	 				* * * * *	* * * * *	R R R R R R R		_ _ _ _ *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -					* * * * *	* * * * *	R R R R R R R		_ _ _ _ *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	- - - -	- - - -				* * * * *	* * * * *	R R R R R R R		_ _ _ _ *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	_ _ _	_ _ _	- - -	 _		* *	* * *	R R R	_ _ _	- - *

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_		-	_	_	*	*	R R	_	-
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	-	_	_ _	-	*	*	R R	_	_ _
XORL XORL	A, ea A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)	-	-	-	_ _		*	*	R R	_	_ _

Table 14 Logical 2 Instructions (Long Word) [6 Instructions]

Table 15	Sign Inversion Instruct	ions (Byte/Word) [6 Instructions]
----------	-------------------------	-----------------------------------

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	Ζ	۷	С	RMW
NEG	А	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	-	Ι	_	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	-	-	-	_	_ _	*	*	*	*	- *
NEGW	А	1	2	0	0	word (A) \leftarrow 0 – (A)	-	I	I	Ι	_	*	*	*	*	_
NEGW NEGW		2 2+	3 5+ (a)	2 0		word (ear) $\leftarrow 0 - (ear)$ word (eam) $\leftarrow 0 - (eam)$	-				_	*	*	* *	*	- *

 Table 16
 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	2	RG	В	Operation	LH	AH	Ι	S	Т	Ν	Z	۷	С	RMW
NRML A, R0	2	*1	1		long (A) \leftarrow Shift until first digit is "1" byte (R0) \leftarrow Current shift count	-	-	Ι	-	Ι	-	*	Ι	-	-

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Mnemonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
RORC A	2	2	0	0	byte (A) \leftarrow Right rotation with carry	_	Ι	-	Ι	-	*	*	_	*	_
ROLC A	2	2	0	0	byte (A) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	-
RORC ear	2	3	2	0	byte (ear) \leftarrow Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Right rotation with carry	_	_	_	_	_	*	*	_	*	*
ROLC ear	2	3	2	0`´	byte (ear) \leftarrow Left rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	*
ASR A, R0	2	*1	1	0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) \leftarrow Logical right barrel shift (A, R0)	_	_	—	_	*	*	*	—	*	_
LSL A, R0	2	*1	1	0	byte (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASRWA	1	2	0	0	word (A) \leftarrow Arithmetic right shift (A, 1 bit)	_	-	-	-	*	*	*	_	*	_
LSRW A/SHRW A	1	2	0	0	word (A) \leftarrow Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	—	*	—
LSLW A/SHLWA	1	2	0	0	word (A) \leftarrow Logical left shift (A, 1 bit)	-	-	-	-	-	*	*	-	*	-
ASRW A, R0	2	*1	1	0	word (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	word (A) \leftarrow Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLW A, R0	2	*1	1	0	word (A) \leftarrow Logical left barrel shift (A, R0)	-	-	—	-	—	*	*	-	*	-
ASRL A, R0	2	*2	1	0	long (A) \leftarrow Arithmetic right shift (A, R0)	_	_	_	-	*	*	*	_	*	_
LSRL A, R0	2	*2	1	0	long (A) \leftarrow Logical right barrel shift (A, R0)	-	-	-	-	*	*	*	-	*	-
LSLL A, R0	2	*2	1	0	long (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	—	*	*	-	*	-

Table 17 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	z	v	С	RMW
BZ/BEC	Q rel	2	*1	0	0	Branch when (Z) = 1	—	_	_	—	_	—	_	—	_	—
BNZ/BN	VE rel	2	*1	0	0	Branch when $(Z) = 0$	_	_	_	—	_	—	—	—	_	—
BC/BLC) rel	2	*1	0	0	Branch when $(C) = 1$	_	_	—	—	_	—	—	—	_	—
BNC/BH	HS rel	2	*1	0	0	Branch when $(C) = 0$	_	_	—	—	_	—	—	—	_	—
BN	rel	2	*1	0	0	Branch when $(N) = 1$	_	_	_	—	_	—	—	—	_	—
BP	rel	2	*1	0	0	Branch when $(N) = 0$	_	_	—	—	_	—	—	—	_	—
BV	rel	2	*1	0	0	Branch when $(V) = 1$	—	_	—	—	_	—	—	—	—	—
BNV	rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	—	_	—	—	—	_	—
BT	rel	2	*1	0	0	Branch when $(T) = 1$	_	_	—	—	_	—	—	—	_	—
BNT	rel	2	*1	0	0	Branch when $(T) = 0$	—	_	—	—	_	—	—	—	—	—
BLT	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	—	_	—	—	_	—	—	—	—	—
BGE	rel	2	*1	0	0	Branch when $(V) \text{ xor } (N) = 0$	_	—	_	—	_	—	—	—	_	—
BLE	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 1$	_	—	_	—	_	—	—	—	_	—
BGT	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 0$	_	_	—	—	_	—	—	—	_	—
BLS	rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	_	—	_	—	_	—	—	—	_	—
BHI	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	—	_	—	_	—	—	—	_	—
BRA	rel	2	*1	0	0	Branch unconditionally	-	-	-	-	-	-	-	-	-	-
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	3	0	0	word (PC) \leftarrow addr16	_	_	_	_	_	_	_	_	_	—
JMP	@ear	2	3	1	0	word $(PC) \leftarrow (ear)$	_	_	_	—	_	—	—	—	_	—
JMP	@eam	2+	4+ (a)	0	(c)	word (PC) \leftarrow (eam)	_	_	_	—	_	—	—	—	_	—
JMPP	@ear *3	2	5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	—	_	—	—	—	_	—
JMPP	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	—	_	—	—	_	—	—	—	—	—
JMPP	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	_	—	_	—	_	—	—	—	_	—
		-	_			$(PCB) \leftarrow ad24 \ 16 \ to \ 23$										
CALL	@ear *4	2	6	1	(c)	word (PC) \leftarrow (ear)	—	-	-	-	-	—	-	—	-	—
CALL	@eam *4	2+	7+ (a)	0		word (PC) \leftarrow (eam)	—	-	-	-	-	—	-	—	-	-
CALL	addr16 *5	3	6	0	(c)	word (PC) \leftarrow addr16	-	-	-	—	-	—	-	—	-	—
CALLV	#vct4 *5	1	7	0	2× (c)		-	-	-	—	-	—	-	—	-	-
CALLP	@ear *6	2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15, (PCB) \leftarrow (ear) 16 to 23	-	-	-	—	-	-	-	-	-	-
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (ear) 10 to 23 word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
			. ,			$(PCB) \leftarrow (eam) 16 \text{ to } 23$										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15, (PCB) \leftarrow addr16 to 23	-	-	-	-	-	-	-	-	-	-

Table 18 Branch 1 Instructions [31 Instructions]

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

N	Inemonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	z	۷	С	RMW
CBNE	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	-	-	-	_	_	*	*	*	*	—
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) \neq imm16	-	-	-	-	-	*	*	*	*	-
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	-	_	_	_	_	*	*	*	*	—
CBNE	eam, #imm8, rel*9	4+	*3	0	(b)	Branch when byte (eam) \neq imm8	-	—	_	_	_	*	*	*	*	—
	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) \neq imm16	—	—	-	-	—	*	*	*	*	—
CWBNE	eam, #imm16, rel*9	5+	*3	0	(c)	Branch when word (eam) \neq imm16	-	-	-	-	-	*	*	*	*	-
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = $(ear) - 1$, and $(ear) \neq 0$	_	_	-	-	_	*	*	*	-	-
DBNZ	eam, rel	3+	*6	2	2× (b)		-	-	-	-	-	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	_	_	_	-	-	*	*	*	-	-
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	-	_	_	-	_	*	*	*	-	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT	addr16	3	16	0		Software interrupt	_	_	R	S	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	—	_	R	S	_	_	_	_	_	—
INT9		1	20	0		Software interrupt	—	—	R	S	_	—	_	—	_	—
RETI		1	15	0	6× (c)	Return from interrupt	-	-	*	*	*	*	*	*	*	-
LINK	#local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	_	_	-	-	_	-	_	-	-
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	_	_	_	_
RET *7 RETP *8		1 1	4 6	0 0	(c) (d)	Return from subroutine Return from subroutine	_	-	-	_		_ _	-	-	-	- -

Table 19 Branch 2 Instructions [19 Instructions]	Table 19	Branch 2 Instructions [19 Instructions]
--	----------	---

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Retrieve (word) from stack

*8: Retrieve (long word) from stack

*9: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

	1	1	1	1					1		r				
Mnemonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	Ζ	۷	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rlst	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word } (\text{SP}) \leftarrow (\text{SP}) -2, ((\text{SP})) \leftarrow (\text{A}) \\ \text{word } (\text{SP}) \leftarrow (\text{SP}) -2, ((\text{SP})) \leftarrow (\text{AH}) \\ \text{word } (\text{SP}) \leftarrow (\text{SP}) -2, ((\text{SP})) \leftarrow (\text{PS}) \\ (\text{SP}) \leftarrow (\text{SP}) -2n, ((\text{SP})) \leftarrow (\text{rlst}) \end{array}$		 	_ _ _	- - -	- - -	- - -	_ _ _		_ _ _	
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 4 *2	0 0 0 *5	(C) (C) (C) *4	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2 word (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) +2 word (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) +2 (rlst) \leftarrow ((SP)), (SP) \leftarrow (SP) +2n		*	 * _	_ * _	_ * _	_ * _	*	 * 	 * _	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0 0	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	_	_ _	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0 0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8			_	-	_	-	_		_	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam		*	 	_ _ _	- - -	_ _ _	_ _ _		 	- - -
ADDSP #imm8 ADDSP #imm16	2 3	3 3	0 0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	-	-	_					-	_	_ _
MOV A, brgl MOV brg2, A	2 2	*1 1	0 0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z _	*	_ _		_ _	*	*		_ _	_ _
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank			- - - -	- - - -	 	_ _ _ _	- - - -		- - - -	- - - -

Table 20 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

*1: PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR

: 2 states

*2: $7 + 3 \times (pop count) + 2 \times (last register number to be popped), 7 when rlst = 0 (no transfer register)$

*3: 29 + (push count) – $3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

М	nemonic	#	~	RG	В	Operation	LH	AH	I	S	Т	Ν	z	v	С	RMW
	A, dir:bp	3	5	0	(b)	byte (A) \leftarrow (dir:bp) b	Z	*	_	-	-	*	* *	_	_	-
	A, addr16:bp A, io:bp	4 3	5 4	0 0	(b) (b)	byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z	*	_	_	_	*	*	_	_	_
	-	_	-	Ŭ	~ /		2									
	dir:bp, A	3	7	0	$2\times$ (b)	bit (dir:bp) $b \leftarrow (A)$	—	-	—	-	-	*	*	-	—	*
	addr16:bp, A io:bp, A	4 3	7 6	0 0		bit (addr16:bp) $\dot{b} \leftarrow (A)$ bit (io:bp) $\dot{b} \leftarrow (A)$	_	_	_	_	_	*	*	_	_	*
NIC V D	ю.ор, д	0	0	U	2^ (0)											
SETB		3	7	0	2× (b)	bit (dir:bp) b \leftarrow 1	—	-	-	-	-	-	—	—	_	*
SETB SETB	addr16:bp io:bp	4 3	7 7	0		bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	-	-	-	-	-	-	-	-	_	*
SEID	ю.рр	3	'	0	ZX (D)	bit (10.bb) $b \leftarrow 1$	_	_	_	-	_	_	-	_	_	
	dir:bp	3	7	0		bit (dir:bp) b \leftarrow 0	—	—	_	-	_	_	—	_	_	*
CLRB	addr16:bp	4 3	7 7	0		bit (addr16:bp) b \leftarrow 0	-	-	-	-	-	-	-	-	—	*
CLRB	io:bp	З	1	0	ZX (D)	bit (io:bp) b \leftarrow 0	_	_	_	-	-	-	-	_	_	
BBC	dir:bp, rel	4	*1	0	(b)	Branch when $(dir:bp) b = 0$	_	_	_	_	_	_	*	_	_	-
BBC	addr16:bp, rel	5	*1 *2	0	(b)	Branch when $(addr16:bp) b = 0$	—	-	—	-	-	-	*	-	—	-
BBC	io:bp, rel	4	*2	0	(b)	Branch when (io:bp) $b = 0$	-	-	_	-	-	-		-	_	-
BBS	dir:bp, rel	4	*1	0	(b)	Branch when (dir:bp) b = 1	_	_	_	_	_	_	*	_	_	-
BBS	addr16:bp, rel	5	*1	0	(b)	Branch when $(addr16:bp) b = 1$	-	-	-	-	-	-	*	-	—	-
BBS	io:bp, rel	4	*2	0	(b)	Branch when (io:bp) b = 1	-	-	-	-	-	-	*	-	_	-
SBBS	addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
MOTO					*5											
WBTS	ю:bp	3	*4	0	*5	Wait until (io:bp) b = 1	-	-	-	-	-	-	-	-	-	-
WBTC	io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	_	_	_	-	_	_	_	_	_	-

Table 21	Bit Manipul	lation Instructio	ns [21	Instructions1
	Bit mainpai		113 [2 1	monuonoj

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Mnemonic	#	~	RG	В	Operation	LH	AH	Ι	S	Т	Ν	Ζ	۷	С	RMW
SWAP	1	3	0	0	byte (A) 0 to 7 \leftrightarrow (A) 8 to 15	_	-	-	_	-	-	_	-	-	-
SWAPW	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	—	—	_	—	—	-
EXT	1	1	0	0	byte sign extension	Х	_	_	_	—	*	*	—	—	-
EXTW	1	2	0	0	word sign extension	—	Х	_	_	—	*	*	—	-	-
ZEXT	1	1	0	0	byte zero extension	Ζ	_	_	_	—	R	*	—	-	-
ZEXTW	1	1	0	0	word zero extension	-	Ζ	—	-	-	R	*	-	-	-

Table 22	Accumulator	Manipulation	Instructions	(Byte/Word) [6 Instructions]
----------	-------------	--------------	--------------	---------------	-----------------

Table 23 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	z	v	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer $@AH+ \leftarrow @AL+$, counter = RW0	_	Ι	Ι	_	-	-	١	_	_	_
MOVSD	2	*2	*5	*3	Byte transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ \leftarrow AL, counter = RW0	_	_	-	_	-	*	*	_	_	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer $@AH+ \leftarrow @AL+$, counter = RW0	_	Ι	Ι	_	Ι	Ι	I	-	-	-
MOVSWD	2	*2	*8	*6	Word transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	—	-	-	-	-	*	*	-	-	-

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs

*2: 5 when RW0 is 0, 4 + 8 \times (RW0) in any other case


- *3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.
- *4: (b) × n
- *5: 2 × (RW0)
- *6: (c) × (RW0) + (c) × (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.
- *7: (c) × n

*8: 2 × (RW0)

■ ORDERING INFORMATION

Model	Package	Remarks
MB90652APFV MB90653APFV MB90P653APFV MB90654APFV MB90F654APFV	100-pin plastic LQFP (FPT-100P-M05)	
MB90652APF MB90653APF MB90P653APF MB90654APF MB90F654APF	100-pin plastic QFP (FPT-100P-M06)	

PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9910 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.