DS07-12528-2E

# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89143A/144A Series

## MB89143A/144A

#### **■** DESCRIPTION

The MB89143A/144A has been developed as a general-purpose version of the F<sup>2</sup>MC-8L\* family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, an A/D converter, buzzer output, high voltage driver, watch prescaler, and an external interrupt. The MB89143A/144A is applicable to a wide range of applications from welfare products to industrial equipment.

\* F2MC stands for FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- Minimum execution time: 0.50 μs/8.0-MHz oscillation
- Interrupt servicing time: 4.50 μs/8.0-MHz oscillation
- F<sup>2</sup>MC-8L family CPU core


Instruction set optimized for controllers

Multiplication and division instructions
 16-bit arithmetic operations
 Test and branch instructions
 Bit manipulation instructions, etc.

- Dual-clock control system
- High-voltage ports: 24 channel

(Continued)

#### ■ PACKAGE



### (Continued)

• Two types of timers

8/16-bit timer/counter (also usable as two 8-bit timers)

21-bit time-base timer

• One 8-bit serial interface

Switchable transfer direction allows comunication with various equipment.

• 8-bit A/D converter: 8 channels

Successive approximation type

• External interrupt: 2 channels

Two channels are independent and capable of wake-up from low-power consumption modes. (Rising edge/falling edge/both edges selectability)

-0.3 V to +7.0 V can be applied to INT1 (N-ch open-drain)

• Low-power consumption modes

Subclock mode (The main clock stops, and the device operates at the subclock.)

Watch mode (Only the watch prescaler is operating.)

Stop mode (Oscillation stops to minimize the current consumption.)

Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

- · Watch prescaler
- Buzzer output
- Watchdog reset, reset output, and power-on reset functions

## **■ PRODUCT LINEUP**

Part number Parameter	MB89143A	MB89144A	MB89144/5/6	MB89P147	MB89PV140		
Classification		ss production proc nask ROM produc		One-time PROM product	Piggyback/evaluation product (for evaluation and development)		
ROM size	8 K × 8 bits 12 K × 12 bits 12/16/24 K × 8 b			32 K × 8 bits Internal PROM	32 K × 8 bits External ROM (Piggyback)		
RAM size	256 ×	8 bits	256/512/768 × 8 bits		8 bits rnal		
CPU functions	Number of instru Instruction bit len Instruction length Data bit length: Minimum executi Interrupt process Note:	gth: :: on time: ing time:	4.5 μs/8 MHz to 72.	0 μs/8 MHz, 61 μs/32.768 kHz 2.0 μs/8 MHz, 562.5 μs/32.768 kHz change according to the gear function.			
Ports	High-voltage outper (P-ch open-drain Buzzer output (P-ch open-drain Output ports (CM Input ports (CMC I/O ports (CMOS I/O port (N-chang Total:	): , high-voltage): lOS): S): ): nel open-drain):	1 4 (P20 to P23) 2 (P70 and P71, fur dual-clock syster	(P20 to P23) (P70 and P71, function as X0A and X1A pins when dual-clock system is used.) (P00 to P07, P10 to P17, P30, and P32 to P37) (P31)			
Time-base timer	Capab		our different intervals 0.51 ms, 1.02 ms, a		lation):		
8/16-bit timer counter			perating clock, inte n (Rising edge/fallin				
8-bit Serial I/O	(one externa	One clock se	8 bits first/MSB first select electable from four to internal shift clocks	ransfer clocks	clock cycles)		
A/D converter	8-bit resolution × 8 A/D conversion m conversion time or and highest gear s Continuous activa activation cabable	ode (with f 22 µs/8 MHz, speed) tion by external	10-bit resolution × 12 channels A/D conversion mode (with conversion time of 16.5 ms/ 8 MHz, and highest gear speed) Sense mode (with conversion time of 9.0 μs/8 MHz, and highest gear speed) Continuous activation enabled by external activation capable				
External interrupt	2 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectability Built-in analog noise canceller Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode						
Buzzer output			Hz selectable (at 8-N put to a high-voltage				

## (Continued)

Part number Parameter	MB89143A	MB89144A	MB89144/5/6	MB89P147	MB89PV140			
Watchdog reset	Internal reset in	Internal reset in 524 to 1049 ms (at 8 MHz oscillation) when the program runway occurs						
8-bit PWM timer	No	None 8-bit timer operation/8-bit resolution PWM operation						
12-bit MPG timer	No	ne	12-bit resolution PWM operation/reload timer operation/ PPG operation					
Standby mode		Sleep mode, stop mode, and watch mode						
Process		CMOS						
Package	DIP-64P-M01				MDP-64C-P02 MQP-64C-P01			
EPROM for use	MBM27C256A-20							
Operating voltage*	4.0 V to	o 6.0 V		2.7 V to 6.0 V				

<sup>\*:</sup> Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

## ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89143A MB89144A	MB89P147	MB89PV140
DIP-64P-M01	0	0	×
FPT-64P-M06	×	0	×
MDP-64C-P02	×	×	0
MQP-64C-P01	×	×	0

<sup>○ :</sup> Available × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

<sup>\*:</sup> Under examination for development

#### **■ DIFFERENCES AMONG PRODUCTS**

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89143A/144A, the upper half of the register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.

#### 2. Functions

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following point:

• The A/D converter in the MB89143A/144A is an 8-bit resolution type. The MB89143A/144A contains neither the 8-bit PWM timer nor the 12-bit MPG timer.

#### 3. Current Consumption

- In the case of the MB89PV140, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "Electrical Characteristics".)


#### 4. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "■ Mask Options."

Take particular care on the following point:

• A pull-up resistor option is not provided for the MB89PV140.

#### **■ PIN ASSIGNMENT**



## **■ PIN DESCRIPTION**

Pin no. SDIP*	Pin name	Circuit type	Function
30	X0	A	
31	X1		Main clock oscillator pins Use a crystal oscillator.
	MODA	D	•
29	MODA	В	Operating mode selection pin Connect directly to Vss in normal operation.
28	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". This pin is with a noise canceller.
54 to 61	P07/AN7 to P00/AN0	F	General-purpose I/O ports These ports are a hysteresis input type. Also serve as an analog input.
46	P17/ADST	Н	General-purpose I/O port This port is a hysteresis input type. Also serves as an A/D converter external activation.
47 to 53	P16 to P10	Н	General-purpose I/O ports These ports are a hysteresis input type.
34, 33	P70/X0A, P71/X1A	J	Selectable either general-purpose input ports or the subclock oscillator pins by the mask option. These ports are a hysteresis input type when used as general-purpose input ports.
27, 35 to 37	P23 to P20	D	General-purpose output ports
38, 39	P37, P36	Н	General-purpose I/O ports These ports are a hysteresis input type.
40	P35/EC		General-purpose I/O port This port is a hysteresis input type. Also serves as the external clock input for the 8/16-bit timer/counter.
41	P34/SI		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial data input for the 8-bit serial interface.
42	P33/SO		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial data output for the 8-bit serial interface.
43	P32/SCK		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial transfer clock for the 8-bit serial interface.


\*: DIP-64P-M01 (Continued)

Pin no.	Pin name	Circuit type	Function
SDIP*	Finitianie	Circuit type	Function
44	P31/INT1	E	General-purpose I/O port This port is an N-ch open-drain outupt and hysteresis input type. Also serves as an external interrupt. The interrupt input is a hysteresis input type and with a built-in noise canceller.
45	P30/INT0	I	General-purpose I/O port This port is a hysteresis input type. Also serves as an external interrupt. The interrupt input is a hysteresis input type and with a built-in noise canceller.
1	BZ	G	Buzzer output-only pin P-ch high-voltage open-drain output port
19 to 26, 11 to 18, 2 to 9	P47 to P40, P57 to P50, P67 to P60	G	P-ch high-voltage open-drain output port
10	N.C.	_	Be sure to leave them open.
64	Vcc	_	Power supply pin Also serves as an A/D converter power supply.
32	Vss	_	Power supply (GND) pin
63	AVR	_	A/D converter reference voltage input pin
62	AVss	_	A/D converter power supply pin Use this pin at the same voltage as Vss.

<sup>\*:</sup> DIP-64P-M01

## ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X0 X0 X0 X0 X0 X1 X0 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1	At an oscillation feedback resistor of approximately     1 MΩ/5.0 V
В		
С	R P-ch N-ch Hysteresis input	<ul> <li>At an output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V</li> <li>CMOS hysteresis input</li> </ul>
D	P-ch N-ch	CMOS output
E	N-ch N-ch Port Hysteresis input  U Interrupt input With noise canceller	<ul> <li>N-ch open-drain output</li> <li>CMOS hysteresis input</li> <li>The interrupt input is with a noise canceller.</li> </ul>
F	N-ch N-ch Port Hysteresis input Analog input	CMOS output     CMOS hysteresis input



#### **■ HANDLING DEVICES**

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss. (However, up to 7.0 V can be applied to P31/INT1 pin, regardless of Vcc.)

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.


#### 5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency(50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset and wake-up from stop mode.


### **■ BLOCK DIAGRAM**



#### **■ CPU CORE**

#### 1. Memory Space

The microcontrollers of the MB89143A/144A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89143A/144A series is structured as illustrated below.



### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	I	†
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89143A/144A. The bank currently in use is indicated by the register bank pointer (RP).



## ■ I/O MAP

Address	Read/write	Register name	Register description		
00н	(R/W)	PDR0	Port 0 data register		
01н	(W)	DDR0	Port 0 data direction register		
02н	(R/W)	PDR1	Port 1 data register		
03н	(W)	DDR1	Port 1 data direction register		
04н	(R/W)	PDR2	Port 2 data register		
05н			Vacancy		
06н			Vacancy		
07н	(R/W)	SYCC	System clock control register		
08н	(R/W)	STBC	Standby control register		
09н	(R/W)	WDTE	Watchdog timer control register		
0Ан	(R/W)	TBCR	Time-base timer control register		
0Вн	(R/W)	WPCR	Watch prescaler control register		
0Сн	(R/W)	PDR3	Port 3 data register		
0Dн	(W)	DDR3	Port 3 data direction register		
0Ен	(R/W)	BUZR	Buzzer register		
0Fн	(R/W)	EIC	External interrupt control register		
10н	(R/W)	PDR4	Port 4 data register		
11н	(R/W)	PDR5	Port 5 data register		
12н	(R/W)	PDR6	Port 6 data register		
13н	(R)	PDR7	Port 7 data register		
14н			Vacancy		
15н			Vacancy		
16н			Vacancy		
17н			Vacancy		
18н	(R/W)	T3CR	Timer 3 control register		
19н	(R/W)	T2CR	Timer 2 control register		
1Ан	(R/W)	T3DR	Timer 3 data register		
1Вн	(R/W)	T2DR	Timer 2 data register		
1Сн	(R/W)	SMR	Serial mode register		
1Dн	(R/W)	SDR	Serial data register		
1Ен	(R/W)	ADC1	A/D converter control register 1		
<b>1</b> Fн	(R/W)	ADC2	A/D converter control register 2		

## (Continued)

Address	Read/write	Register name	Register description
20н	(R/W)	ADDH	A/D data register (H)
21н	(R/W)	ADDL	A/D data register (L)
22н	(W)	PCR0	Port input control register 0
23н	(W)	PCR1	Port input control register 1
24н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
<b>7</b> Fн			Vacancy

Note: Do not use vacancies.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V <sub>CC</sub> AVR	Vss - 0.3	Vss + 7.0	V	AVR ≤ Vcc +0.3*1
	Vıı	Vss - 0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P30, P32 to P37, P70, P71
Input voltage	Vı2	Vss - 0.3	7	V	P31
	Vıз	Vcc – 40	Vcc + 0.3	V	P40 to P47, P50 to P57, P60 to P67, BZ*2
Output voltage	V <sub>O1</sub>	Vss - 0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P20 to P23, P30 to P37
Output voltage	V <sub>O2</sub>	_	Vcc + 0.3	V	P40 to P47, P50 to P57, P60 to P67, BZ*2
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	<b>-75</b>	mA	Averge value (operating current × operation rate)
"H" level maximum output current	Іон	_	-12	m A	P00 to P07, P30, P32 to P37, P10 to P17, P20 to P23
"H" level average output current	Іонач	_	-6	mA mA	Average value (operating current × operation rate)
"H" level maximum output current	Іон	_	-20	^	P40 to P47, P50 to P57, P60 to P67, BZ
"H" level average output current	Іонач	_	-10	mA mA	Average value (operating current × operation rate)
"L" level total maximum output current	ΣΙοι	_	50	mA	
"L" level total average output current	ΣΙοιαν	_	30	mA	Average value (operating current × operation rate)
"L" level maximum output current	loL	_	12	m ^	P00 to P07, P10 to P17,
"L" level average output current	Iolav	_	6	- mA	P20 to P23, P30 to P37
Power consumption	P <sub>D</sub>	_	470	mW	SDIP64 : DIP-64P-M01
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	<b>–</b> 55	+150	°C	

<sup>\*1:</sup> Take care so that AVR does not exceed Vcc + 0.3 V and Vcc, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>\*2:</sup> V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
raiametei	Syllibol	Min.	Max.	Oille	itemarks
		4.0*	6.0*	V	Normal operation assurance range* at highest gear speed
Power supply voltage	Vcc	3.5*	6.0*	V	Normal operation assurance range* at highest gear speed
		2.5	6.0	V	When in watch mode or subclock operation mode
		1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	0.0	Vcc	V	
Operating temperature	TA	-40	+85	°C	

<sup>\*:</sup> These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fch.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

### 3. DC Characteristics

 $(AVR = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Danassatas	0	D'	1	Value				10°C 10 +85°C
Parameter	Symbol	Pin	Condition	Min. Typ. Max.			Unit	Remarks
"H" level input voltage	Vihs	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, RST, X1, MODA	_	0.8 Vcc	_	Vcc + 0.3	V	
"L" level input voltage	VILS	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, RST, X1, MODA	_	Vss - 0.3	_	0.2 Vcc	V	
Open-drain output pin application voltage	V <sub>D1</sub>	P31	_	Vss - 0.3	_	7.0	V	
"H" level output voltage	Vон1	P00 to P07, P10 to P17, P20 to P23, P30 to P37	lон = −2.0 mA	2.4	_	_	V	Except P31
output voltage	V <sub>OH2</sub>	P40 to P47, P50 to P57, P60 to P67	lон = −10 mA	3.0	_	_	V	
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P23, P30 to P37	lo <sub>L</sub> = 1.8 mA	_	_	0.4	V	
	V <sub>OL2</sub>	RST	IoL = 4.0 mA	_	_	0.6	V	
Input leakage	Іш	P00 to P07, P10 to P17, P30 to P37, P70, P71	0 V < V1 < Vcc	_	_	±5	μΑ	Except pins with pull-up resistor
current	I <sub>L12</sub>	P14 to P17, P32 to P37	V1 = 0.0 V	-200	-100	-50	μА	Only for pins with pull-up resistor
Output leakage current	ILO1	P40 to P47, P50 to P57, P60 to P67	V <sub>I</sub> = V <sub>CC</sub> - 35 V	_	_	-10	μΑ	
Pull-up resistance	Rpull	RST, P14 to P17, P32 to P37	V1 = 0.0 V	25	50	100	kΩ	
Power supply current	Icc1	Vcc	$F_{\text{CH}} = 8 \text{ MHz},$ $V_{\text{CC}} = 5.0 \text{ V},$ $t_{\text{inst}} = 0.5  \mu\text{s},$ when A/D conversion is stopped	_	9	15	mA	

(Continued)

 $(AVR = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, TA = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

		5:	,	0.0 1,71	Value	, — 0.0 v,		40°C to +85°C
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc2		FcH = 8 MHz, Vcc = 3.5 V, t <sub>inst</sub> = 8.0 µs, when A/D conversion is stopped	_	1.5	2	mA	
	Iccs <sub>1</sub>		$ \begin{array}{c c} & F_{\text{CH}} = 8 \text{ MHz} \\ V_{\text{CC}} = 5.0 \text{ V} \\ t_{\text{inst}} = 0.5  \mu s \end{array} $	_	3	7	mA	
	Iccs2		FcH = 8 MHz $\frac{0}{00}$ Vcc = 3.5 V $t_{inst}$ = 8.0 $\mu$ s	l	1	1.5	mA	
	Iccı	FcL = 32.768 kHz Vcc = 3.0 V Subclock mode		50	150	μА		
	Iccis	Vcc	FcL = 32.768 kHz Vcc = 3.0 V Subclock mode	_	25	50	μА	
Power supply current	Ісст	VCC	FcL = 32.768 kHz Vcc = 3.0 V • Watch mode • Main clock stop mode at dual-clock system	_	3	15	μА	
	Іссн		Fcl = 32.768 kHz TA = +25°C • Subclock stop mode • Main clock stop mode at single-clock system	_	_	10	μΑ	
	ICCA		$F_{CH} = 8 \text{ MHz},$ $V_{CC} = 5.0 \text{ V},$ $T_{A} = +25^{\circ}\text{C},$ $t_{inst} = 0.5 \mu\text{s},$ when A/D conversion is activated	_	11.5	19.5	mA	When the gear function is used, the power supply current varies with the measurement point.
	l <sub>R</sub>	AVR	F <sub>CH</sub> = 8 MHz, T <sub>A</sub> = +25°C, when A/D conversion is activated	_	200	_	μΑ	
	Irн	AVIX	F <sub>CH</sub> = 8 MHz, T <sub>A</sub> = +25°C, when A/D conversion is stopped	_	_	10	μΑ	
Input capacitance	Cin	Other than AVss, AVR, Vcc, and Vss	f = 1 MHz		10		pF	

Note: The power supply current is measured at the external clock.


#### 4. AC Characteristics

### (1) Reset Timing

 $(AVR = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$ 

Parameter	Symbol	Condition	Value			Unit	Remarks	
raiailletei	Symbol	Condition	Min.	Тур.	Max.	Offic	iveillai ka	
RST "L" pulse width	<b>t</b> zlzh	_	16 txcyL	_		ns		
RST noise limit width	tzlnc	_	20	40	60	ns		

Note: txcyL is the oscillation cycle (1/FcH) to input to the X0 pin.




#### (2) Power-on Reset

 $(AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Farameter	Symbol	Condition	Min.	Max.	Offic	iveillat va	
Power supply rising time	tr	_	_	50	ms	Power-on reset function only	
Power supply cut-off time	toff	_	1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time.


If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




### (3) Clock Timing

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

					(, 00		- ,			
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks		
Farameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Oilit	Remarks		
Clock froquency	Fсн	X0, X1	_	2	_	8	MHz			
Clock frequency	FcL	X0A, X1A	_	_	32.768	_	kHz			
Clock cycle time	txcyL	X0, X1	_	125	_	500	ns			
	tlxcyl	X0A, X1A	_	_	30.5	_	μs			
Input clock pulse	Pwh PwL	X0	_	30	_	_	ns	External clock		
width	P <sub>WHL</sub> P <sub>WLL</sub>	X0A	_	_	15.2	_	ns	External Clock		
Input clock rising/ falling time	tcr tcr	X0, X0A	_	_	_	10	ns	External clock		





### (4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle time		4/Гсн, 8/Гсн, 16/Гсн, 32/Гсн	μs	(4/FcH) $t_{inst}$ = 0.5 $\mu s$ when operating at FcH = 8 MHz
mstruction cycle time	unst	2/FcL	μs	$t_{\text{inst}}$ = 61.036 $\mu s$ when operating at FcL = 32.768 kHz


Note: When operating at 8 MHz, the cycle varies with the set execution time.

### (5) Serial I/O timing

 $(AVR = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$ 

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
Parameter	Syllibol	PIII	Condition	Min.	Max.	Unit	iveillai ks	
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs		
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal shift	-200	200	ns		
Valid SI $\rightarrow$ SCK $↑$	tıvsн	SI, SCK	clock mode	1/2 <b>t</b> inst*	_	μs		
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> shix	SCK, SI		1/2 <b>t</b> inst*	_	μs		
Serial clock "H" pulse width	<b>t</b> shsl	SCK		1 tinst*	_	μs		
Serial clock "L" pulse width	tslsh	SCK	External shift	1 tinst*	_	μs		
$SCK \downarrow \to SO$ time	tslov	SCK, SO	clock mode	0	200	ns		
Valid SI $\rightarrow$ SCK $↑$	tıvsн	SI, SCK		1/2 <b>t</b> inst*	_	μs		
$SCK \uparrow \to valid \; SI \; hold \; time$	<b>t</b> sнıx	SCK, SI		1/2 <b>t</b> inst*	_	μs		


<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."



### (6) Peripheral Input Timing

 $(AVR = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)$ 

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
Faranietei	Syllibol	FIII	Condition	Min.	Max.	Oilit	itelliai ks	
Peripheral input "H" pulse width 1	tılıH1	EC, ADST, INT0 to INT1	_	2 tinst	_	μs		
Peripheral input "L" pulse width 1	t <sub>IHIL1</sub>	EC, ADST, INT0 to INT1	_	2 tinst	_	μs		




### (7) Peripheral Input Noise Limit Width

 $(AVR = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Donomoton	Cumbal	D:-		Value		Unit	Remarks	
Parameter	Symbol	Pin	Min.	Тур.	Max.	Unit	Remarks	
Peripheral input "H" level noise limit width 1	tihnc1	INT1, INT0	50	100	250	ns		
Peripheral input "L" level noise limit width 1	tilnc1	INT1, INT0	50	100	250	ns		

Note: The minimum values is always canceled, while values over the maximum value are not canceled.




#### 5. A/D Converter Electrical Characteristics

(	$V_{CC} = 5.0 \$	/±10%, AVss =	$= V_{SS} = 0.0 $	/.  FcH = 8  M	$JHz$ . $T_A = -40$	°C to +85°C)
	( • • • • • • •	0 , 0 , ,	• 00 0.0	,	,,, , <u>, ,,, ,,, ,,,, ,,,,,,,,,,,,,,,,,</u>	

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Farameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Oilit	Remarks
Resolution	_	_	_	_	_	8	bit	
Total error	_	_	_	_	_	±3.0	LSB	
Linearity error	_	_	_	_	_	±1.0	LSB	
Differential linearity error	_	_	_	_	_	±0.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	_	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full-scale transition voltage	VFST	AN0 to AN7	_	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV	
Interchannel disparity	_	_	_	_	_	1.0	LSB	
A/D conversion time	_	_	_	_	44 t <sub>inst</sub>	_	μs	
Sense mode conversion time	_	_	_	_	12 tinst	_	μs	
Analog port input current	Iain	AN0 to AN7	AVR = Vcc = 5.0 V	_	_	10	μА	
Analog input voltage	_	AN0 to AN7	_	0	_	AVR	V	
Reference voltage	_	AVR	_	4.5	_	Vcc	V	
Reference-voltage supply current	<b>I</b> R	AVR	AVR = 5.0 V	_	200	_	μА	

Notes: • The smaller the | AVR – AVss |, the greater the error would become relatively.

• The output impedance of the external circuit for the analog input must satisfy the following conditions: Output impedance of the external circuit < Approx. 10 k $\Omega$  If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 22  $\mu$ s at 8 MHz oscillation).



#### 6. A/D Glossary

Resolution

Analog changes that are identifiable with the A/D converter

Linearity error

The deviation of the straight line connecting the zero transition point ("0000 0000"  $\leftrightarrow$  "0000 0001") with the full-scale transition point ("1111 1111"  $\leftrightarrow$  "1111 1110") from actual conversion characteristics


• Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error

The difference between actual and theoretical value

This error is caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise.



## **■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

**Table 1 Instruction Symbols** 

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

#### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

#### Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

•"-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

 Table 2
 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	-	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	(A) ← ( (EP) )	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	( (EP) ) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
			$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	(A) ← (EP)	_	_	dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	<del>-</del> .		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	(SP) ← (A)	_	_	<u> </u>		E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	(IX) ← d16	_	_			E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	(PS) ← (A)	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL				42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	(A) ← (PC)	_	_	dH		F0

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dΗ	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	_	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dΗ	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dΗ	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 toDF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	_		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (1) \wedge (AL), MOD \rightarrow (1)$ $(A) \leftarrow (A) \wedge (T)$	<u> </u>	_	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \wedge (T)$ $(A) \leftarrow (A) \vee (T)$	_	_	dH	+ + R -	73
XORW A	3	1	$(A) \leftarrow (A) \vee (T)$ $(A) \leftarrow (A) \vee (T)$	_	_	dH	++R-	53
CMP A	2	1	$(A) \leftarrow (A) \lor (1)$ (TL) - (AL)	_	_	—	++++	12
CMPW A	3	1	(T) - (AL) $(T) - (A)$	_	_		++++	13
RORC A	2	1	, , , ,				++-+	03
NONG A			ightharpoonup C  ightharpoonup A  ightharpoonup	_	_	_	++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	-	+ + R -	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	_	_	_	+ + R -	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	_	_	_	+ + R -	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	_	_	_	+ + R -	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ ((IX) + off)$	_	_	_	+ + R -	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	_	_	_	++R-	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \wedge (TL)$	_	_	_	++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \wedge d8$	_	_	_	+ + R -	64
AND A,dir	3	2	$(A) \leftarrow (AL) \wedge (dir)$	_	_	_	+ + R -	65
7.1.1D 7.50n	9	_	(· ·) · (/ ·=/ / · (Gii)					55

## (Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	_	+ + R -	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \wedge (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (EP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (ŚP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	1	_		D1

## Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If $N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then $PC \leftarrow PC + rel$	_	_	_	-+	B8 to BF
JMP @A	2	1	(PC) ← (A)	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

### **Table 5 Other Instructions (9 instructions)**

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

### **■ INSTRUCTION MAP**

	NOIN		ON M	AF												
ш	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC rel	BC rel	BP rel	BN rel	BNZ rel	BZ rel	BGE rel	BLT
ш	JMP @A	MOWW SP,A	MOWW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP;#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
٥	DECW	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW @IX +d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
ပ	INCW A	INCW SP	INCW	INCW	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
4	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP;#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
8	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP;#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX+d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND A	ANDW	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
2	POPW A	POPW IX	XOR A	XORW	XOR A,#d8	XOR A,dir	XOR A,@IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
3	RETI	CALL addr16	SUBC	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
-	SWAP	DIVU A	CMP A	CMPW A	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	MON	MULU	ROLC A	RORC	MOV A,#d8	MOV A,dir	MOV A,@IX+d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
H/ 	0	-	2	က	4	2	9	7	<b>&amp;</b>	6	∢	Δ.	ပ	۵	ш	ц


## **■ MASK OPTIONS**

No.	Part number Parameter	MB89143A/144A	MB89	PV140	MB89P147V1		
140.	Specification method	Specify when ordering masking	101	102	Set in EPROM		
1	Clock mode selection Single-clock mode Dual-clock mode	Can be set	Single clock	Dual clock	Can be set		
2	Pull-up resistors P14 to P17, P32 to P37	Specify by pin	Without pull- up resistor	Without pull- up resistor	Can be set per pin		
3	Power-on reset With Without	With power-on rest	With power- on reset	With power- on reset	Can be set		
4	Reset output With Without	Can be set	With reset output	With reset output	Can be set		
5	Pull-down resistors P40 to P47 P50 to P57 P60 to P67	Without pull-down resistor	Without pull- down resistor	Without pull- down resistor	Without pull-down resistor		

## **■** ORDERING INFORMATION

Part number	Package	Remarks
MB89143AP MB89144AP	64-pin Plastic SH-DIP (DIP-64P-M01)	

### **■ PACKAGE DIMENSIONS**



# **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753

Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

Fax: 336-1609

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

#### F9606

© FUJITSU LIMITED Printed in Japan