

# 8-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-8L MB89628R/629R/P629

### MB89628R/629R/P629

#### ■ DESCRIPTION

The MB89628R/629R/P629 have been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to the F<sup>2</sup>MC-8L CPU core which can operate at low voltage but at high speed, the microcontrollers contain a variety of peripheral functions such as timers, serial interfaces, an A/D converter, and an external interrupt.

The MB89628R/629R/P629 are applicable to a wide range of applications from welfare to industrial equipment, including portable devices.

\*: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.


#### ■ FEATURES

- Large-size RAM
  - MB89P629: 4 Kbytes
  - MB89628R: 3 Kbytes
  - MB89629R: 3 Kbytes
- High-speed processing at low voltage
  - Minimum execution time: 0.4  $\mu$ s/3.5 V, 0.8  $\mu$ s/2.7 V
- F<sup>2</sup>MC-8L family CPU core
  - Instruction set optimized for controllers
    - Multiplication and division instructions
    - 16-bit arithmetic operations
    - Test and branch instructions
    - Bit manipulation instructions, etc.

*(Continued)*


#### ■ PACKAGE

64-pin Plastic SH-DIP



(DIP-64P-M01)

64-pin Plastic QFP



(FPT-64P-M06)

# MB89628R/629R/P629

*(Continued)*

- Four types of timers
  - 8-bit PWM timer (also usable as a reload timer)
  - 8-bit pulse width count timer (Continuous measurement capable, applicable to remote control, etc.)
  - 16-bit timer/counter
  - 20-bit time-base timer
- Two serial interfaces
  - Swichable the transfer direction allows communication with various equipment.
- 8-bit A/D converter
  - Sense mode function enabling comparison at 5  $\mu$ s
  - Activation by an external input capable
- External interrupt: 4 channels
  - Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
  - Stop mode (Oscillation stops to reduce the current consumption.)
  - Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

# MB89628R/629R/P629

## ■ PRODUCT LINEUP

| Part number<br>Parameter                  | MB89628R   | MB89629R                             | MB89P629  | MB89PV620 <sup>*1</sup>   |
|---|--|--------------------------------------|---|---|
| Classification                            | Mass production products<br>(mask ROM products)  |                                      | One-time PROM<br>product for evaluation and<br>development  | Piggyback/evaluation<br>product for evaluation and<br>development |
| ROM size                                  | 24 K × 8 bits<br>(internal mask ROM)   | 32 K × 8 bits<br>(internal mask ROM) | 32 K × 8 bits<br>(internal PROM, programming<br>with general-purpose EPROM<br>programmer)   | 32 K × 8 bits<br>(external ROM)                                   |
| RAM size                                  | 3072 × 8 bits  |                                      | 4096 × 8 bits   | 1 K × 8 bits  |
| CPU functions                             | Number of instructions:<br>Instruction bit length:<br>Instruction length:<br>Data bit length:<br>Minimum execution time:<br>Interrupt processing time:   |                                      | 136<br>8 bits<br>1 to 3 bytes<br>1, 8, 16 bits<br>0.4 μs/10 MHz<br>3.6 μs/10 MHz  |   |
| Ports                                     | Input ports:<br>Output ports (N-ch open-drain):<br>I/O ports (N-ch open-drain):<br>Output ports (CMOS):<br>I/O ports (CMOS):<br>Total:   |                                      | 5 (4 ports also serve as peripherals.)<br>8 (All also serve as peripherals.)<br>8 (4 ports also serve as peripherals.)<br>8<br>24<br>53 |   |
| 8-bit PWM timer                           | 8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 μs to 3.3 ms)<br>8-bit resolution PWM operation (conversion cycle: 102 μs to 839 ms)  |                                      |   |   |
| 8-bit pulse width count timer             | 8-bit timer operation (overflow output capable, operating clock cycle: 0.4 to 12.8 μs)<br>8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 to 12.8 μs)<br>8-bit pulse width measurement operation (Continuous measurement “H” pulse width/“L” pulse width/from ↑ to ↑/from ↓ to ↓ capable) |                                      |   |   |
| 16-bit timer/counter                      | 16-bit timer operation (operating clock cycle: 0.4 μs)<br>16-bit event counter operation (Rising/falling/both edges selectability)   |                                      |   |   |
| 8-bit serial I/O 1,<br>8-bit serial I/O 2 | 8-bits<br>LSB first/MSB first transfer selectability<br>One clock selectable from four transfer clocks<br>(one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)   |                                      |   |   |
| 8-bit A/D converter                       | 8-bit resolution × 8 channels<br>A/D conversion mode (conversion time: 18 μs)<br>Sense mode (conversion time: 5 μs)<br>Continuous activation by an external activation or an internal timer capable<br>Reference voltage input   |                                      |   |   |
| External interrupt                        | 4 independent channels (edge selection, interrupt vector, source flag)<br>Rising edge/falling edge selectability<br>Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)   |                                      |   |   |
| Standby modes                             | Sleep mode, stop mode  |                                      |   |   |
| Process                                   | CMOS   |                                      |   |   |
| Operating voltage <sup>*2</sup>           | 2.2 V to 6.0 V   |                                      | 2.7 V to 6.0 V  |   |
| EPROM for use                             |  |                                      |   | MBM27C256A-20   |

\*1: The piggyback/evaluation product is applicable to the MB89620 series.

\*2: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV620, the voltage varies with the restrictions of the EPROM for use.

# MB89628R/629R/P629

## ■ PACKAGE AND CORRESPONDING PRODUCTS

| Package     | MB89628R<br>MB89629R<br>MB89P629 | MB89PV620 |
|-------------|----------------------------------|-----------|
| DIP-64P-M01 | ○                                | ×         |
| FPT-64P-M06 | ○                                | ×         |
| MDP-64C-P02 | ×                                | ○         |
| MQP-64C-P01 | ×                                | ○         |

○ : Available    × : Not available

Note: For more information about each package, see section “■ Package Dimensions.”

## ■ DIFFERENCES AMONG PRODUCTS

### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89P629, the program area starts from address 8007<sub>H</sub> but on the MB89PV620, MB89628R, and MB89629R starts from 8000<sub>H</sub>. (On the MB89P629, addresses 8000<sub>H</sub> to 8006<sub>H</sub> comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV620, MB89628R, and MB89629R, addresses 8000<sub>H</sub> to 8006<sub>H</sub> could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P629.)

### 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section “■ Electrical Characteristics”.)

### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section “■ Mask Options.”


Take particular care on the following points:

- A pull-up resistor cannot be set for P40 to P47 on the MB89P629.
- A pull-up resistor is not selected for P50 to P57 when the A/D converter is used.
- Options are fixed on the MB89PV620.

# MB89628R/629R/P629


## PIN ASSIGNMENT

(Top view)



(DIP-64P-M01)

(Top view)



(FPT-64P-M06)

# MB89628R/629R/P629

## ■ PIN DESCRIPTION

| Pin no.   |           | Pin name                | Circuit type | Function  |
|-----------|-----------|-------------------------|--------------|---|
| SH-DIP*1  | QFP*2     |                         |              |   |
| 30        | 23        | X0                      | A            | Crystal oscillator pins   |
| 31        | 24        | X1                      |              |   |
| 28        | 21        | MOD0                    | B            | Operating mode selection pins<br>Connect directly to V <sub>CC</sub> or V <sub>SS</sub> .   |
| 29        | 22        | MOD1                    |              |   |
| 27        | 20        | $\overline{\text{RST}}$ | C            | Reset I/O pin<br>This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". |
| 56 to 49  | 49 to 42  | P00 to P07              | D            | General-purpose I/O ports   |
| 48 to 41  | 41 to 34  | P10 to P17              | D            |   |
| 40,<br>39 | 33,<br>32 | P20,<br>P21             | F            | General-purpose output-only ports   |
| 38,<br>37 | 31,<br>30 | P22,<br>P23             | D            |   |
| 36 to 33  | 29 to 26  | P24 to P27              | F            |   |
| 58        | 51        | P30/ADST/<br>CLKO       | E            | General-purpose I/O port<br>Also serves as an A/D converter external activation and an oscillation monitor clock output. This port is a hysteresis input type.  |
| 59        | 52        | P31/SCK1                | E            | General-purpose I/O port<br>Also serves as the clock I/O for the 8-bit serial I/O 1. This port is a hysteresis input type.  |
| 60        | 53        | P32/SO1                 | E            | General-purpose I/O port<br>Also serves as the data output for the 8-bit serial I/O 1. This port is a hysteresis input type.  |
| 61        | 54        | P33/SI1                 | E            | General-purpose I/O port<br>Also serves as the data input for the 8-bit serial I/O 1. This port is a hysteresis input type.   |
| 62        | 55        | P34/EC                  | E            | General-purpose I/O port<br>Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.   |
| 63        | 56        | P35/PWC                 | E            | General-purpose I/O port<br>Also serves as the measured pulse input for the 8-bit pulse width count timer. This port is a hysteresis input type.  |
| 1         | 58        | P36/WTO                 | E            | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit pulse width count timer. This port is a hysteresis input type.   |

\*1: DIP-64P-M01

\*2: FPT-64P-M06

(Continued)

**MB89628R/629R/P629**

(Continued)

| Pin no.  |          | Pin name             | Circuit type | Function   |
|----------|----------|----------------------|--------------|--|
| SH-DIP*1 | QFP*2    |                      |              |  |
| 2        | 59       | P37/PTO              | E            | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit PWM timer.<br>This port is a hysteresis input type. |
| 3 to 6   | 60 to 63 | P40 to P43           | G            | N-ch open-drain I/O ports<br>These ports are a hysteresis input type.  |
| 7        | 64       | P44/BZ               | G            | N-ch open-drain I/O port<br>Also serves as a buzzer output. This port is a hysteresis input type.                              |
| 8        | 1        | P45/SCK2             | G            | N-ch open-drain I/O port<br>Also serves as the clock I/O for the 8-bit serial I/O 2. This port is a hysteresis input type.     |
| 9        | 2        | P46/SO2              | G            | N-ch open-drain I/O port<br>Also serves as the data output for the 8-bit serial I/O 2. This port is a hysteresis input type.   |
| 10       | 3        | P47/SI2              | G            | N-ch open-drain I/O port<br>Also serves as the data input for the 8-bit serial I/O 2. This port is a hysteresis input type.    |
| 11 to 18 | 4 to 11  | P50/AN0 to P57/AN7   | H            | N-ch open-drain output-only port<br>Also serves as the analog input for the A/D converter.                                     |
| 22 to 25 | 15 to 18 | P60/INT0 to P63/INT2 | I            | General-purpose input-only ports<br>Also serve as an external interrupt input. These ports are a hysteresis input type.        |
| 26       | 19       | P64                  | I            | General-purpose input-only port<br>This port is a hysteresis input type.   |
| 64       | 57       | V <sub>CC</sub>      | —            | Power supply pin   |
| 32, 57   | 25, 50   | V <sub>SS</sub>      | —            | Power supply (GND) pins  |
| 19       | 12       | AV <sub>CC</sub>     | —            | A/D converter power supply pin   |
| 20       | 13       | AVR                  | —            | A/D converter reference voltage input pin  |
| 21       | 14       | AV <sub>SS</sub>     | —            | A/D converter power supply (GND) pin.<br>Use this pin at the same voltage as V <sub>SS</sub> .                                 |

\*1: DIP-64P-M01

\*2: FPT-64P-M06

# MB89628R/629R/P629

## I/O CIRCUIT TYPE




| Type | Circuit                       | Remarks  |
|------|-------------------------------|--|
| A    | <p>Standby control signal</p> | <ul style="list-style-type: none"> <li>At an oscillation feedback resistor of approximately 1 M<math>\Omega</math>/5.0 V</li> </ul>                                  |
| B    |                               |  |
| C    |                               | <ul style="list-style-type: none"> <li>At an output pull-up resistor (P-ch) of approximately 50 M<math>\Omega</math>/5.0 V</li> <li>CMOS hysteresis input</li> </ul> |
| D    |                               | <ul style="list-style-type: none"> <li>CMOS output</li> <li>CMOS input</li> <li>Pull-up resistor optional (except P22 and P23)</li> </ul>                            |
| E    |                               | <ul style="list-style-type: none"> <li>CMOS output</li> <li>Hysteresis input</li> <li>Pull-up resistor optional</li> </ul>   |
| F    |                               | <ul style="list-style-type: none"> <li>CMOS output</li> </ul>  |

(Continued)



MB89628R/629R/P629

(Continued)

| Type | Circuit   | Remarks  |
|------|---|--|
| G    |    | <ul style="list-style-type: none"><li>• N-ch open-drain output</li><li>• Hysteresis input</li><li>• Pull-up resistor optional (MB89628R and MB89629R only)</li></ul> |
| H    |   | <ul style="list-style-type: none"><li>• N-ch open-drain output</li><li>• Analog input</li></ul>  |
| I    |  | <ul style="list-style-type: none"><li>• Hysteresis input</li><li>• Pull-up resistor optional</li></ul>   |

# MB89628R/629R/P629

## ■ HANDLING DEVICES

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on “1. Absolute Maximum Ratings” in section “■ Electrical Characteristics” is applied between  $V_{CC}$  and  $V_{SS}$ .

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply ( $AV_{CC}$  and  $AVR$ ) and analog input from exceeding the digital power supply ( $V_{CC}$ ) when the analog system power supply is turned on and off.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be  $AV_{CC} = DAVC = V_{CC}$  and  $AV_{SS} = AVR = V_{SS}$  even if the A/D and D/A converters are not in use.

### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

### 5. Power Supply Voltage Fluctuations

Although  $V_{CC}$  power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that  $V_{CC}$  ripple fluctuations (P-P value) will be less than 10% of the standard  $V_{CC}$  value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

# MB89628R/629R/P629

## ■ PROGRAMMING TO THE EPROM ON THE MB89P629


The MB89P629 is an OTPROM version of the MB89628R and MB89629R.

### 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

### 2. Memory Space

Memory space in EPROM mode, option area is diagrammed below.



### 3. Programming to the EPROM

In EPROM mode, the MB89P629 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH (note that addresses 8000H to FFFFH while operating as a single chip assign to 0000H to 7FFFH in EPROM mode. For information about each corresponding option, see "7. Setting OTPROM Options.")
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

# MB89628R/629R/P629

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

## 6. EPROM Programmer Socket Adapter

| Package     | Compatible socket adapter |
|-------------|---------------------------|
| DIP-64P-M01 | ROM-64SD-28DP-8L          |
| FPT-64P-M06 | ROM-64QF-28DP-8L          |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

# MB89628R/629R/P629

## 7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

### • OTPROM option bit map

|   | Bit 7                             | Bit 6                             | Bit 5                             | Bit 4  | Bit 3                               | Bit 2                             | Bit 1                             | Bit 0                                 |
|---|-----------------------------------|-----------------------------------|-----------------------------------|--|-------------------------------------|-----------------------------------|-----------------------------------|---------------------------------------|
| 8000 <sub>H</sub><br>(0000 <sub>H</sub> ) | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | Oscillation stabilization time<br>1: Crystal<br>0: Ceramic | Reset pin output<br>1: Yes<br>2: No | Power-on reset<br>1: Yes<br>0: No | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable      |
| 8001 <sub>H</sub><br>(0001 <sub>H</sub> ) | P07<br>Pull-up<br>1: No<br>0: Yes | P06<br>Pull-up<br>1: No<br>0: Yes | P05<br>Pull-up<br>1: No<br>0: Yes | P04<br>Pull-up<br>1: No<br>0: Yes                          | P03<br>Pull-up<br>1: No<br>0: Yes   | P02<br>Pull-up<br>1: No<br>0: Yes | P01<br>Pull-up<br>1: No<br>0: Yes | P00<br>Pull-up<br>1: No<br>0: Yes     |
| 8002 <sub>H</sub><br>(0002 <sub>H</sub> ) | P17<br>Pull-up<br>1: No<br>0: Yes | P16<br>Pull-up<br>1: No<br>0: Yes | P15<br>Pull-up<br>1: No<br>0: Yes | P14<br>Pull-up<br>1: No<br>0: Yes                          | P13<br>Pull-up<br>1: No<br>0: Yes   | P12<br>Pull-up<br>1: No<br>0: Yes | P11<br>Pull-up<br>1: No<br>0: Yes | P10<br>Pull-up<br>1: No<br>0: Yes     |
| 8003 <sub>H</sub><br>(0003 <sub>H</sub> ) | P37<br>Pull-up<br>1: No<br>0: Yes | P36<br>Pull-up<br>1: No<br>0: Yes | P35<br>Pull-up<br>1: No<br>0: Yes | P34<br>Pull-up<br>1: No<br>0: Yes                          | P33<br>Pull-up<br>1: No<br>0: Yes   | P32<br>Pull-up<br>1: No<br>0: Yes | P31<br>Pull-up<br>1: No<br>0: Yes | P30<br>Pull-up<br>1: No<br>0: Yes     |
| 8004 <sub>H</sub><br>(0004 <sub>H</sub> ) | P57<br>Pull-up<br>1: No<br>0: Yes | P56<br>Pull-up<br>1: No<br>0: Yes | P55<br>Pull-up<br>1: No<br>0: Yes | P54<br>Pull-up<br>1: No<br>0: Yes                          | P53<br>Pull-up<br>1: No<br>0: Yes   | P52<br>Pull-up<br>1: No<br>0: Yes | P51<br>Pull-up<br>1: No<br>0: Yes | P50<br>Pull-up<br>1: No<br>0: Yes     |
| 8005 <sub>H</sub><br>(0005 <sub>H</sub> ) | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | P64<br>Pull-up<br>1: No<br>0: Yes                          | P63<br>Pull-up<br>1: No<br>0: Yes   | P62<br>Pull-up<br>1: No<br>0: Yes | P61<br>Pull-up<br>1: No<br>0: Yes | P60<br>Pull-up<br>1: No<br>0: Yes     |
| 8006 <sub>H</sub><br>(0006 <sub>H</sub> ) | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable                           | Vacancy<br>Readable and writable    | Vacancy<br>Readable and writable  | Vacancy<br>Readable and writable  | Reserved bit<br>Readable and writable |

- Notes:
- Set each bit to 1 to erase.
  - Do not write 0 to the vacant bit.  
The read value of the vacant bit is 1, unless 0 is written to it.
  - Always write 0 to the reserved bit.

# MB89628R/629R/P629

## ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

### 2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package            | Adapter socket part number |
|--------------------|----------------------------|
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG           |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

### 3. Memory Space

Memory space in 32-Kbyte PROM on the EPROM programmer is diagrammed below.




### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

# MB89628R/629R/P629

## ■ BLOCK DIAGRAM




# MB89628R/629R/P629

## ■ CPU CORE

### 1. Memory Space

The microcontrollers of the MB89628R/629R/P629 offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89628R/629R/P629 is structured as illustrated below.

#### Memory Space



\*1: The internal RAM of the MB89PV620 is 1 Kbyte. The RAM of a development tool can be substituted for that RAM when the tool is connected. If the MB89PV620 is used as a piggyback product, however, it runs out of RAM. Note, in addition, that some tools such as the MB2140 series cannot be used due to mapping restrictions.

\*2: Since addresses 8000H to 8006H for the MB89P629 comprise an option area, do not use this area for the MB89PV620, MB89628R, and MB89629R.



# MB89628R/629R/P629

## 3. Registers


The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

|                            |  |
|----------------------------|--|
| Program counter (PC):      | A 16-bit register for indicating instruction storage positions   |
| Accumulator (A):           | A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.            |
| Temporary accumulator (T): | A 16-bit register which performs arithmetic operations with the accumulator<br>When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Index register (IX):       | A 16-bit register for index modification   |
| Extra pointer (EP):        | A 16-bit pointer for indicating a memory address   |
| Stack pointer (SP):        | A 16-bit register for indicating a stack area  |
| Program status (PS):       | A 16-bit register for storing a register pointer, a condition code   |

| 16 bits |                         | Initial value  |
|---------|-------------------------|--|
| PC      | : Program counter       | FFFD <sub>H</sub>                                    |
| A       | : Accumulator           | Undefined  |
| T       | : Temporary accumulator | Undefined  |
| IX      | : Index register        | Undefined  |
| EP      | : Extra pointer         | Undefined  |
| SP      | : Stack pointer         | Undefined  |
| PS      | : Program status        | I-flag = 0, IL1, 0 = 11<br>Other bits are undefined. |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)


### Structure of the Program Status Register



# MB89628R/629R/P629

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

**H-flag:** Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

**I-flag:** Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

**IL1, 0:** Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low  |
|-----|-----|-----------------|---|
| 0   | 0   | 1               | <div style="text-align: center;">High</div> <div style="text-align: center;">↑</div> <div style="text-align: center;">↓</div> <div style="text-align: center;">Low = no interrupt</div> |
| 0   | 1   |                 |   |
| 1   | 0   | 2               |   |
| 1   | 1   | 3               |   |

**N-flag:** Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

**Z-flag:** Set when an arithmetic operation results in 0. Cleared otherwise.

**V-flag:** Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

**C-flag:** Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.


# MB89628R/629R/P629

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89628R and MB89629R. The bank currently in use is indicated by the register bank pointer (RP).

## Register Bank Configuration



# MB89628R/629R/P629

## ■ I/O MAP

| Address         | Read/write | Register name | Register description               |
|-----------------|------------|---------------|------------------------------------|
| 00 <sub>H</sub> | (R/W)      | PDR0          | Port 0 data register               |
| 01 <sub>H</sub> | (W)        | DDR0          | Port 0 data direction register     |
| 02 <sub>H</sub> | (R/W)      | PDR1          | Port 1 data register               |
| 03 <sub>H</sub> | (W)        | DDR1          | Port 1 data direction register     |
| 04 <sub>H</sub> | (R/W)      | PDR2          | Port 2 data register               |
| 05 <sub>H</sub> | (R/W)      | BCTR          | External bus pin control register  |
| 06 <sub>H</sub> |            |               | Vacancy                            |
| 07 <sub>H</sub> |            |               | Vacancy                            |
| 08 <sub>H</sub> | (R/W)      | STBC          | Standby control register           |
| 09 <sub>H</sub> | (R/W)      | WDTC          | Watchdog timer control register    |
| 0A <sub>H</sub> | (R/W)      | TBTC          | Time-base timer control register   |
| 0B <sub>H</sub> |            |               | Vacancy                            |
| 0C <sub>H</sub> | (R/W)      | PDR3          | Port 3 data register               |
| 0D <sub>H</sub> | (W)        | DDR3          | Port 3 data direction register     |
| 0E <sub>H</sub> | (R/W)      | PDR4          | Port 4 data register               |
| 0F <sub>H</sub> | (R/W)      | BZCR          | Buzzer register                    |
| 10 <sub>H</sub> | (R/W)      | PDR5          | Port 5 data register               |
| 11 <sub>H</sub> | (R)        | PDR6          | Port 6 data register               |
| 12 <sub>H</sub> | (R/W)      | CNTR          | PWM control register               |
| 13 <sub>H</sub> | (W)        | COMR          | PWM compare register               |
| 14 <sub>H</sub> | (R/W)      | PCR1          | PWC pulse width control register 1 |
| 15 <sub>H</sub> | (R/W)      | PCR2          | PWC pulse width control register 2 |
| 16 <sub>H</sub> | (R/W)      | RLBR          | PWC reload buffer register         |
| 17 <sub>H</sub> |            |               | Vacancy                            |
| 18 <sub>H</sub> | (R/W)      | TMCR          | 16-bit timer control register      |
| 19 <sub>H</sub> | (R/W)      | TCHR          | 16-bit timer count register (H)    |
| 1A <sub>H</sub> | (R/W)      | TCLR          | 16-bit timer count register (L)    |
| 1B <sub>H</sub> |            |               | Vacancy                            |
| 1C <sub>H</sub> | (R/W)      | SMR1          | Serial I/O 1 mode register         |
| 1D <sub>H</sub> | (R/W)      | SDR1          | Serial I/O 1 data register         |
| 1E <sub>H</sub> | (R/W)      | SMR2          | Serial I/O 2 mode register         |
| 1F <sub>H</sub> | (R/W)      | SDR2          | Serial I/O 2 data register         |

(Continued)

**MB89628R/629R/P629***(Continued)*

| Address                            | Read/write | Register name | Register description                  |
|------------------------------------|------------|---------------|---------------------------------------|
| 20 <sub>H</sub>                    | (R/W)      | ADC1          | A/D converter control register 1      |
| 21 <sub>H</sub>                    | (R/W)      | ADC2          | A/D converter control register 2      |
| 22 <sub>H</sub>                    | (R/W)      | ADCD          | A/D converter data register           |
| 23 <sub>H</sub>                    |            |               | Vacancy                               |
| 24 <sub>H</sub>                    | (R/W)      | EIC1          | External interrupt control register 1 |
| 25 <sub>H</sub>                    | (R/W)      | EIC2          | External interrupt control register 2 |
| 26 <sub>H</sub>                    | (R/W)      | CLKE          | Clock output control register         |
| 27 <sub>H</sub> to 7B <sub>H</sub> |            |               | Vacancy                               |
| 7C <sub>H</sub>                    | (W)        | ILR1          | Interrupt level setting register 1    |
| 7D <sub>H</sub>                    | (W)        | ILR2          | Interrupt level setting register 2    |
| 7E <sub>H</sub>                    | (W)        | ILR3          | Interrupt level setting register 3    |
| 7F <sub>H</sub>                    |            |               | Vacancy                               |

Note: Do not use vacancies.

# MB89628R/629R/P629

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

( $AV_{SS} = V_{SS} = 0.0\text{ V}$ )

| Parameter                              | Symbol                | Value          |                | Unit | Remarks   |
|--|-----------------------|----------------|----------------|------|---|
|  |                       | Min.           | Max.           |      |   |
| Power supply voltage                   | $V_{CC}$<br>$AV_{CC}$ | $V_{SS} - 0.3$ | $V_{SS} + 7.0$ | V    | *1  |
| A/D converter reference input voltage  | AVR                   | $V_{SS} - 0.3$ | $V_{SS} + 7.0$ | V    | AVR must not exceed $AV_{CC} + 0.3\text{ V}$ .            |
| Input voltage                          | $V_{I1}$              | $V_{SS} - 0.3$ | $V_{CC} + 0.3$ | V    | Except P40 to P47*2                                       |
|  | $V_{I2}$              | $V_{SS} - 0.3$ | $V_{SS} + 7.0$ | V    | P40 to P47  |
| Output voltage                         | $V_O$                 | $V_{SS} - 0.3$ | $V_{CC} + 0.3$ | V    | Except P40 to P47*2                                       |
|  | $V_{O2}$              | $V_{SS} - 0.3$ | $V_{SS} + 7.0$ | V    | P40 to P47  |
| “L” level maximum output current       | $I_{OL}$              | —              | 20             | mA   |   |
| “L” level average output current       | $I_{OLAV}$            | —              | 4              | mA   | Average value (operating current $\times$ operating rate) |
| “L” level total maximum output current | $\Sigma I_{OL}$       | —              | 100            | mA   |   |
| “L” level total average output current | $\Sigma I_{OLAV}$     | —              | 40             | mA   | Average value (operating current $\times$ operating rate) |
| “H” level maximum output current       | $I_{OH}$              | —              | -20            | mA   |   |
| “H” level average output current       | $I_{OHAV}$            | —              | -4             | mA   | Average value (operating current $\times$ operating rate) |
| “H” level total maximum output current | $\Sigma I_{OH}$       | —              | -50            | mA   |   |
| “H” level total average output current | $\Sigma I_{OHAV}$     | —              | -20            | mA   | Average value (operating current $\times$ operating rate) |
| Power consumption                      | $P_D$                 | —              | 300            | mW   |   |
| Operating temperature                  | $T_A$                 | -40            | +85            | °C   |   |
| Storage temperature                    | $T_{stg}$             | -55            | +150           | °C   |   |

\*1: Use  $AV_{CC}$  and  $V_{CC}$  set at the same voltage.

Take care so that  $AV_{CC}$  does not exceed  $V_{CC}$ , such as when power is turned on.

\*2:  $V_{I1}$  and  $V_O$  must not exceed  $V_{CC} + 0.3\text{ V}$ .

Precautions: Permanent device damage may occur if the above “Absolute Maximum Ratings” are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# MB89628R/629R/P629

## 2. Recommended Operating Conditions

(AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V)

| Parameter                             | Symbol                              | Value |                  | Unit | Remarks   |
|---------------------------------------|-------------------------------------|-------|------------------|------|---|
|                                       |                                     | Min.  | Max.             |      |   |
| Power supply voltage                  | V <sub>CC</sub><br>AV <sub>CC</sub> | 2.2*  | 6.0*             | V    | Normal operation assurance range*<br>(MB89628R/629R)  |
|                                       |                                     | 2.7*  | 6.0*             | V    | Normal operation assurance range*<br>(MB89P629/PV620) |
|                                       |                                     | 1.5   | 6.0              | V    | Retains the RAM state in stop mode                    |
| A/D converter reference input voltage | AVR                                 | 0.0   | AV <sub>CC</sub> | V    |   |
| Operating temperature                 | T <sub>A</sub>                      | -40   | +85              | °C   |   |

\* : These values vary with the operating frequency and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."



**Figure 1 Operating Voltage vs. Clock Operating Frequency**

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F<sub>C</sub>.

# MB89628R/629R/P629

## 3. DC Characteristics

( $AV_{CC} = V_{CC} = +5.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter   | Symbol     | Pin  | Condition                     | Value          |      |                | Unit          | Remarks                  |
|---|------------|--|-------------------------------|----------------|------|----------------|---------------|--------------------------|
|   |            |  |                               | Min.           | Typ. | Max.           |               |                          |
| “H” level input voltage                             | $V_{IH}$   | P00 to P07,<br>P10 to P17,<br>P22, P23   | —                             | $0.7 V_{CC}$   | —    | $V_{CC} + 0.3$ | V             |                          |
|   | $V_{IHS}$  | $\overline{RST}$ , MOD0,<br>MOD1,<br>P30 to P37,<br>P60 to P64   | —                             | $0.8 V_{CC}$   | —    | $V_{CC} + 0.3$ | V             |                          |
|   | $V_{IHS2}$ | P40 to P47   | —                             | $0.8 V_{CC}$   | —    | $V_{SS} + 6.0$ | V             |                          |
| “L” level input voltage                             | $V_{IL}$   | P00 to P07,<br>P10 to P17,<br>P22, P23   | —                             | $V_{SS} - 0.3$ | —    | $0.3 V_{CC}$   | V             |                          |
|   | $V_{ILS}$  | $\overline{RST}$ , MOD0,<br>MOD1,<br>P30 to P37,<br>P40 to P47,<br>P60 to P64                              | —                             | $V_{SS} - 0.3$ | —    | $0.2 V_{CC}$   | V             |                          |
| Open-drain output pin application voltage           | $V_D$      | P50 to P57   | —                             | $V_{SS} - 0.3$ | —    | $V_{SS} + 0.3$ | V             |                          |
|   | $V_{D2}$   | P40 to P47   | —                             | $V_{SS} - 0.3$ | —    | $V_{SS} + 6.0$ | V             |                          |
| “H” level output voltage                            | $V_{OH}$   | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37  | $I_{OH} = -2.0\text{ mA}$     | 4.0            | —    | —              | V             |                          |
| “L” level output voltage                            | $V_{OL}$   | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>P40 to P47,<br>P50 to P57                      | $I_{OL} = +4.0\text{ mA}$     | —              | —    | 0.4            | V             |                          |
|   | $V_{OL2}$  | $\overline{RST}$   |                               | —              | —    | 0.4            | V             |                          |
| Input leakage current (Hi-z output leakage current) | $I_{L1}$   | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>P40 to P47,<br>P60 to P64,<br>MOD0, MOD1       | $0.0\text{ V} < V_i < V_{CC}$ | —              | —    | $\pm 5$        | $\mu\text{A}$ | Without pull-up resistor |
| Pull-up resistance                                  | $R_{PULL}$ | P00 to P07,<br>P10 to P17,<br>P30 to P37,<br>P40 to P47,<br>P50 to P57,<br>P60 to P64,<br>$\overline{RST}$ | $V_i = 0.0\text{ V}$          | 25             | 50   | 100            | $k\Omega$     |                          |

(Continued)



## MB89628R/629R/P629

(Continued)

(AV<sub>CC</sub> = V<sub>CC</sub> = +5.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

| Parameter             | Symbol           | Pin  | Condition  | Value |      |      | Unit | Remarks               |
|-----------------------|------------------|--|--|-------|------|------|------|-----------------------|
|                       |                  |  |  | Min.  | Typ. | Max. |      |                       |
| Power supply current* | I <sub>CC</sub>  | V <sub>CC</sub>  | F <sub>C</sub> = 10 MHz<br>Normal operation mode<br>(External clock)                     | —     | 9    | 15   | mA   | MB89628R,<br>MB89629R |
|                       | I <sub>CCS</sub> |  |  | —     | 10   | 18   | mA   | MB89P629              |
|                       | I <sub>CCH</sub> |  | F <sub>C</sub> = 10 MHz<br>Sleep mode<br>(External clock)                                | —     | 3    | 4    | mA   |                       |
|                       |                  |  | Stop mode<br>T <sub>A</sub> = +25°C  | —     | —    | 1    | μA   |                       |
|                       | I <sub>A</sub>   | AV <sub>CC</sub>   | F <sub>C</sub> = 10 MHz,<br>when A/D conversion<br>is activated                          | —     | 1    | 3    | mA   |                       |
|                       | I <sub>AH</sub>  |  | F <sub>C</sub> = 10 MHz,<br>T <sub>A</sub> = +25°C,<br>when A/D conversion<br>is stopped | —     | —    | 1    | μA   |                       |
| Input capacitance     | C <sub>IN</sub>  | Other than<br>AV <sub>CC</sub> , AV <sub>SS</sub> ,<br>V <sub>CC</sub> , and V <sub>SS</sub> | f = 1 MHz  | —     | 10   | —    | pF   |                       |

\* : In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included.  
The power supply current is measured at the external clock.

# MB89628R/629R/P629


## 4. AC Characteristics

### (1) Reset Timing

( $V_{CC} = +5.0\text{ V} \pm 10\%$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter                               | Symbol            | Condition | Value                 |      | Unit | Remarks |
|---|-------------------|-----------|-----------------------|------|------|---------|
|   |                   |           | Min.                  | Max. |      |         |
| $\overline{\text{RST}}$ "L" pulse width | $t_{\text{ZLZH}}$ | —         | $16\ t_{\text{XCYL}}$ | —    | ns   |         |

Note:  $t_{\text{XCYL}}$  is the oscillation cycle ( $1/F_C$ ) to input to the X0 pin.




### (2) Power-on Reset

( $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter                 | Symbol           | Condition | Value |      | Unit | Remarks                      |
|---------------------------|------------------|-----------|-------|------|------|------------------------------|
|                           |                  |           | Min.  | Max. |      |                              |
| Power supply rising time  | $t_{\text{R}}$   | —         | —     | 50   | ms   | Power-on reset function only |
| Power supply cut-off time | $t_{\text{OFF}}$ |           | 1     | —    | ms   | Due to repeated operations   |

Note: Make sure that power supply rises within the selected oscillation stabilization time.  
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




## MB89628R/629R/P629

## (3) Clock Timing

(AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)


| Parameter                       | Symbol                             | Pin    | Condition | Value |      | Unit | Remarks        |
|---------------------------------|------------------------------------|--------|-----------|-------|------|------|----------------|
|                                 |                                    |        |           | Min.  | Max. |      |                |
| Clock frequency                 | F <sub>C</sub>                     | X0, X1 | —         | 1     | 10   | MHz  |                |
| Clock cycle time                | t <sub>XYL</sub>                   | X0, X1 |           | 100   | 1000 | ns   |                |
| Input clock pulse width         | P <sub>WH</sub><br>P <sub>WL</sub> | X0     |           | 20    | —    | ns   | External clock |
| Input clock rising/falling time | t <sub>CR</sub><br>t <sub>CF</sub> | X0     |           | —     | 10   | ns   | External clock |

## X0 and X1 Timing and Conditions




## Clock Conditions

When a crystal  
or  
ceramic resonator is used



When an external clock is used



## (4) Instruction Cycle

| Parameter                                     | Symbol            | Value (typical)  | Unit | Remarks   |
|---|-------------------|------------------|------|---|
| Instruction cycle<br>(minimum execution time) | t <sub>inst</sub> | 4/F <sub>C</sub> | μs   | t <sub>inst</sub> = 0.4 μs when operating at<br>F <sub>C</sub> = 10 MHz |



# MB89628R/629R/P629

## (5) Serial I/O Timing

( $V_{CC} = +5.0\text{ V} \pm 10\%$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter  | Symbol     | Pin                    | Condition                 | Value             |      | Unit          | Remarks |
|--|------------|------------------------|---------------------------|-------------------|------|---------------|---------|
|  |            |                        |                           | Min.              | Max. |               |         |
| Serial clock cycle time  | $t_{SCYC}$ | SCK1, SCK2             | Internal shift clock mode | $2\ t_{inst}^*$   | —    | $\mu\text{s}$ |         |
| SCK1 $\downarrow \rightarrow$ SO1 time<br>SCK2 $\downarrow \rightarrow$ SO2 time                   | $t_{SLOV}$ | SCK1, SO1<br>SCK2, SO2 |                           | −200              | 200  | ns            |         |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$<br>Valid SI2 $\rightarrow$ SCK2 $\uparrow$                 | $t_{IVSH}$ | SI1, SCK1<br>SI2, SCK2 |                           | $1/2\ t_{inst}^*$ | —    | $\mu\text{s}$ |         |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time<br>SCK2 $\uparrow \rightarrow$ valid SI2 hold time | $t_{SHIX}$ | SCK1, SI1<br>SCK2, SI2 |                           | $1/2\ t_{inst}^*$ | —    | $\mu\text{s}$ |         |
| Serial clock “H” pulse width   | $t_{SHSL}$ | SCK1, SCK2             | External shift clock mode | $1\ t_{inst}^*$   | —    | $\mu\text{s}$ |         |
| Serial clock “L” pulse width   | $t_{LSLH}$ | SCK1, SCK2             |                           | $1\ t_{inst}^*$   | —    | $\mu\text{s}$ |         |
| SCK1 $\downarrow \rightarrow$ SO1 time<br>SCK2 $\downarrow \rightarrow$ SO2 time                   | $t_{SLOV}$ | SCK1, SO1<br>SCK2, SO2 |                           | 0                 | 200  | ns            |         |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$<br>Valid SI2 $\rightarrow$ SCK2 $\uparrow$                 | $t_{IVSH}$ | SI1, SCK1<br>SI2, SCK2 |                           | $1/2\ t_{inst}^*$ | —    | $\mu\text{s}$ |         |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time<br>SCK2 $\uparrow \rightarrow$ valid SI2 hold time | $t_{SHIX}$ | SCK1, SI1<br>SCK2, SI2 |                           | $1/2\ t_{inst}^*$ | —    | $\mu\text{s}$ |         |

\* : For information on  $t_{inst}$ , see “(4) Instruction Cycle.”

**MB89628R/629R/P629****Internal Shift Clock Mode****External Shift Clock Mode**


# MB89628R/629R/P629

## (6) Peripheral Input Timing

( $V_{CC} = +5.0\text{ V} \pm 10\%$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter                          | Symbol     | Pin                         | Condition  | Value            |      | Unit          | Remarks |
|------------------------------------|------------|-----------------------------|------------|------------------|------|---------------|---------|
|                                    |            |                             |            | Min.             | Max. |               |         |
| Peripheral input "H" pulse width 1 | $t_{L1H1}$ | PWC,<br>EC, INT0<br>to INT3 | —          | $2\ t_{inst}^*$  | —    | $\mu\text{s}$ |         |
| Peripheral input "L" pulse width 1 | $t_{H1L1}$ |                             |            | $2\ t_{inst}^*$  | —    | $\mu\text{s}$ |         |
| Peripheral input "H" pulse width 2 | $t_{L1H2}$ | ADST                        | A/D mode   | $32\ t_{inst}^*$ | —    | $\mu\text{s}$ |         |
| Peripheral input "L" pulse width 2 | $t_{H1L2}$ |                             |            | $32\ t_{inst}^*$ | —    | $\mu\text{s}$ |         |
| Peripheral input "H" pulse width 2 | $t_{L1H2}$ |                             | Sense mode | $8\ t_{inst}^*$  | —    | $\mu\text{s}$ |         |
| Peripheral input "L" pulse width 2 | $t_{H1L2}$ |                             |            | $8\ t_{inst}^*$  | —    | $\mu\text{s}$ |         |

\* : For information on  $t_{inst}$ , see "(4) Instruction Cycle."



## MB89628R/629R/P629

## 5. A/D Converter Electrical Characteristics

(AV<sub>CC</sub> = V<sub>CC</sub> = +3.5 V to +6.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)


| Parameter                        | Symbol           | Pin | Condition                                  | Value                      |                                   |                            | Unit | Remarks |
|----------------------------------|------------------|-----|--|----------------------------|-----------------------------------|----------------------------|------|---------|
|                                  |                  |     |  | Min.                       | Typ.                              | Max.                       |      |         |
| Resolution                       | —                | —   | —  | —                          | —                                 | 8                          | bit  |         |
| Total error                      |                  |     | —  | —                          | ±1.5                              | LSB                        |      |         |
| Linearity error                  |                  |     | —  | —                          | ±1.0                              | LSB                        |      |         |
| Differential linearity error     |                  |     | —  | —                          | ±0.9                              | LSB                        |      |         |
| Zero transition voltage          | V <sub>OT</sub>  |     | AVR = AV <sub>CC</sub>                     | AV <sub>SS</sub> – 1.0 LSB | AV <sub>SS</sub> + 0.5 LSB        | AV <sub>SS</sub> + 2.0 LSB | mV   |         |
| Full-scale transition voltage    | V <sub>FST</sub> |     |  | AVR – 3.0 LSB              | AVR – 1.5 LSB                     | AVR                        | mV   |         |
| Interchannel disparity           |                  |     |  | —                          | —                                 | 0.5                        | LSB  |         |
| A/D mode conversion time         | —                |     | —  | —                          | 44 t <sub>inst</sub> <sup>*</sup> | —                          | μs   |         |
| Sense mode conversion time       |                  |     |  | —                          | 12 t <sub>inst</sub> <sup>*</sup> | —                          | μs   |         |
| Analog port input current        | I <sub>AIN</sub> |     |  | AN0 to AN7                 | —                                 | —                          | 10   |         |
| Analog input voltage             | —                | 0.0 |  |                            | —                                 | AVR                        | V    |         |
| Reference voltage                | —                |     |  | 0.0                        | —                                 | AV <sub>CC</sub>           | V    |         |
| Reference voltage supply current | I <sub>R</sub>   | AVR | AVR = 5.0 V, when A/D conversion activated | —                          | 100                               | —                          | μA   |         |
|                                  | I <sub>RH</sub>  |     | AVR = 5.0 V, when A/D conversion stopped   | —                          | —                                 | 1                          | μA   |         |

\* : For information on t<sub>inst</sub>, see “(4) Instruction Cycle” in “4. AC Characteristics.”

## (1) A/D Glossary

- Resolution  
Analog changes that are identifiable with the A/D converter.  
When the number of bits is 8, analog voltage can be divided into 2<sup>8</sup> = 256.
- Linearity error (unit: LSB)  
The deviation of the straight line connecting the zero transition point (“0000 0000” ↔ “0000 0001”) with the full-scale transition point (“1111 1111” ↔ “1111 1110”) from actual conversion characteristics
- Differential linearity error (unit: LSB)  
The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)  
The difference between theoretical and actual conversion values

# MB89628R/629R/P629



## (2) Precautions


### • Input impedance of the analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 kΩ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μF for the analog input pin.

### Analog Input Equivalent Circuit



### • Error

The smaller the  $|AVR - AV_{ss}|$ , the greater the error would become relatively.



**MB89628R/629R/P629****■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

**Table 1 Instruction Symbols**

| <b>Symbol</b> | <b>Meaning</b>  |
|---------------|---|
| dir           | Direct address (8 bits)   |
| off           | Offset (8 bits)   |
| ext           | Extended address (16 bits)  |
| #vct          | Vector table number (3 bits)  |
| #d8           | Immediate data (8 bits)   |
| #d16          | Immediate data (16 bits)  |
| dir: b        | Bit direct address (8:3 bits)   |
| rel           | Branch relative address (8 bits)  |
| @             | Register indirect (Example: @A, @IX, @EP)   |
| A             | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)           |
| AH            | Upper 8 bits of accumulator A (8 bits)  |
| AL            | Lower 8 bits of accumulator A (8 bits)  |
| T             | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| TH            | Upper 8 bits of temporary accumulator T (8 bits)  |
| TL            | Lower 8 bits of temporary accumulator T (8 bits)  |
| IX            | Index register IX (16 bits)   |

(Continued)

# MB89628R/629R/P629

(Continued)

| Symbol  | Meaning   |
|---------|---|
| EP      | Extra pointer EP (16 bits)  |
| PC      | Program counter PC (16 bits)  |
| SP      | Stack pointer SP (16 bits)  |
| PS      | Program status PS (16 bits)   |
| dr      | Accumulator A or index register IX (16 bits)  |
| CCR     | Condition code register CCR (8 bits)  |
| RP      | Register bank pointer RP (5 bits)   |
| Ri      | General-purpose register Ri (8 bits, i = 0 to 7)  |
| ×       | Indicates that the very × is the immediate data.<br>(Whether its length is 8 or 16 bits is determined by the instruction in use.)                       |
| ( × )   | Indicates that the contents of × is the target of accessing.<br>(Whether its length is 8 or 16 bits is determined by the instruction in use.)           |
| (( × )) | The address indicated by the contents of × is the target of accessing.<br>(Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- “–” indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

## MB89628R/629R/P629

Table 2 Transfer Instructions (48 instructions)

| Mnemonic         | ~ | # | Operation   | TL | TH | AH | NZVC  | OP code  |
|------------------|---|---|---|----|----|----|-------|----------|
| MOV dir,A        | 3 | 2 | (dir) ← (A)                                       | —  | —  | —  | ----- | 45       |
| MOV @IX +off,A   | 4 | 2 | ( (IX) +off ) ← (A)                               | —  | —  | —  | ----- | 46       |
| MOV ext,A        | 4 | 3 | (ext) ← (A)                                       | —  | —  | —  | ----- | 61       |
| MOV @EP,A        | 3 | 1 | ( (EP) ) ← (A)                                    | —  | —  | —  | ----- | 47       |
| MOV Ri,A         | 3 | 1 | (Ri) ← (A)  | —  | —  | —  | ----- | 48 to 4F |
| MOV A,#d8        | 2 | 2 | (A) ← d8  | AL | —  | —  | ++--  | 04       |
| MOV A,dir        | 3 | 2 | (A) ← (dir)                                       | AL | —  | —  | ++--  | 05       |
| MOV A,@IX +off   | 4 | 2 | (A) ← ( (IX) +off)                                | AL | —  | —  | ++--  | 06       |
| MOV A,ext        | 4 | 3 | (A) ← (ext)                                       | AL | —  | —  | ++--  | 60       |
| MOV A,@A         | 3 | 1 | (A) ← ( (A) )                                     | AL | —  | —  | ++--  | 92       |
| MOV A,@EP        | 3 | 1 | (A) ← ( (EP) )                                    | AL | —  | —  | ++--  | 07       |
| MOV A,Ri         | 3 | 1 | (A) ← (Ri)  | AL | —  | —  | ++--  | 08 to 0F |
| MOV dir,#d8      | 4 | 3 | (dir) ← d8  | —  | —  | —  | ----- | 85       |
| MOV @IX +off,#d8 | 5 | 3 | ( (IX) +off ) ← d8                                | —  | —  | —  | ----- | 86       |
| MOV @EP,#d8      | 4 | 2 | ( (EP) ) ← d8                                     | —  | —  | —  | ----- | 87       |
| MOV Ri,#d8       | 4 | 2 | (Ri) ← d8   | —  | —  | —  | ----- | 88 to 8F |
| MOVW dir,A       | 4 | 2 | (dir) ← (AH),(dir + 1) ← (AL)                     | —  | —  | —  | ----- | D5       |
| MOVW @IX +off,A  | 5 | 2 | ( (IX) +off ) ← (AH),<br>( (IX) +off + 1 ) ← (AL) | —  | —  | —  | ----- | D6       |
| MOVW ext,A       | 5 | 3 | (ext) ← (AH), (ext + 1) ← (AL)                    | —  | —  | —  | ----- | D4       |
| MOVW @EP,A       | 4 | 1 | ( (EP) ) ← (AH),( (EP) + 1 ) ← (AL)               | —  | —  | —  | ----- | D7       |
| MOVW EP,A        | 2 | 1 | (EP) ← (A)  | —  | —  | —  | ----- | E3       |
| MOVW A,#d16      | 3 | 3 | (A) ← d16   | AL | AH | dH | ++--  | E4       |
| MOVW A,dir       | 4 | 2 | (AH) ← (dir), (AL) ← (dir + 1)                    | AL | AH | dH | ++--  | C5       |
| MOVW A,@IX +off  | 5 | 2 | (AH) ← ( (IX) +off),<br>(AL) ← ( (IX) +off + 1)   | AL | AH | dH | ++--  | C6       |
| MOVW A,ext       | 5 | 3 | (AH) ← (ext), (AL) ← (ext + 1)                    | AL | AH | dH | ++--  | C4       |
| MOVW A,@A        | 4 | 1 | (AH) ← ( (A) ), (AL) ← ( (A) ) + 1                | AL | AH | dH | ++--  | 93       |
| MOVW A,@EP       | 4 | 1 | (AH) ← ( (EP) ), (AL) ← ( (EP) + 1)               | AL | AH | dH | ++--  | C7       |
| MOVW A,EP        | 2 | 1 | (A) ← (EP)  | —  | —  | dH | ----- | F3       |
| MOVW EP,#d16     | 3 | 3 | (EP) ← d16  | —  | —  | —  | ----- | E7       |
| MOVW IX,A        | 2 | 1 | (IX) ← (A)  | —  | —  | —  | ----- | E2       |
| MOVW A,IX        | 2 | 1 | (A) ← (IX)  | —  | —  | dH | ----- | F2       |
| MOVW SP,A        | 2 | 1 | (SP) ← (A)  | —  | —  | —  | ----- | E1       |
| MOVW A,SP        | 2 | 1 | (A) ← (SP)  | —  | —  | dH | ----- | F1       |
| MOV @A,T         | 3 | 1 | ( (A) ) ← (T)                                     | —  | —  | —  | ----- | 82       |
| MOVW @A,T        | 4 | 1 | ( (A) ) ← (TH),( (A) + 1 ) ← (TL)                 | —  | —  | —  | ----- | 83       |
| MOVW IX,#d16     | 3 | 3 | (IX) ← d16  | —  | —  | —  | ----- | E6       |
| MOVW A,PS        | 2 | 1 | (A) ← (PS)  | —  | —  | dH | ----- | 70       |
| MOVW PS,A        | 2 | 1 | (PS) ← (A)  | —  | —  | —  | ++++  | 71       |
| MOVW SP,#d16     | 3 | 3 | (SP) ← d16  | —  | —  | —  | ----- | E5       |
| SWAP             | 2 | 1 | (AH) ↔ (AL)                                       | —  | —  | AL | ----- | 10       |
| SETB dir: b      | 4 | 2 | (dir): b ← 1                                      | —  | —  | —  | ----- | A8 to AF |
| CLRB dir: b      | 4 | 2 | (dir): b ← 0                                      | —  | —  | —  | ----- | A0 to A7 |
| XCH A,T          | 2 | 1 | (AL) ↔ (TL)                                       | AL | —  | —  | ----- | 42       |
| XCHW A,T         | 3 | 1 | (A) ↔ (T)   | AL | AH | dH | ----- | 43       |
| XCHW A,EP        | 3 | 1 | (A) ↔ (EP)  | —  | —  | dH | ----- | F7       |
| XCHW A,IX        | 3 | 1 | (A) ↔ (IX)  | —  | —  | dH | ----- | F6       |
| XCHW A,SP        | 3 | 1 | (A) ↔ (SP)  | —  | —  | dH | ----- | F5       |
| MOVW A,PC        | 2 | 1 | (A) ← (PC)  | —  | —  | dH | ----- | F0       |

Notes: • During byte transfer to A, T ← A is restricted to low bytes.

• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

## MB89628R/629R/P629

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic        | ~  | # | Operation  | TL | TH | AH | NZVC | OP code  |
|-----------------|----|---|--|----|----|----|------|----------|
| ADDC A,Ri       | 3  | 1 | $(A) \leftarrow (A) + (Ri) + C$                  | —  | —  | —  | ++++ | 28 to 2F |
| ADDC A,#d8      | 2  | 2 | $(A) \leftarrow (A) + d8 + C$                    | —  | —  | —  | ++++ | 24       |
| ADDC A,dir      | 3  | 2 | $(A) \leftarrow (A) + (dir) + C$                 | —  | —  | —  | ++++ | 25       |
| ADDC A,@IX +off | 4  | 2 | $(A) \leftarrow (A) + ((IX) + off) + C$          | —  | —  | —  | ++++ | 26       |
| ADDC A,@EP      | 3  | 1 | $(A) \leftarrow (A) + ((EP)) + C$                | —  | —  | —  | ++++ | 27       |
| ADDCW A         | 3  | 1 | $(A) \leftarrow (A) + (T) + C$                   | —  | —  | dH | ++++ | 23       |
| ADDC A          | 2  | 1 | $(AL) \leftarrow (AL) + (TL) + C$                | —  | —  | —  | ++++ | 22       |
| SUBC A,Ri       | 3  | 1 | $(A) \leftarrow (A) - (Ri) - C$                  | —  | —  | —  | ++++ | 38 to 3F |
| SUBC A,#d8      | 2  | 2 | $(A) \leftarrow (A) - d8 - C$                    | —  | —  | —  | ++++ | 34       |
| SUBC A,dir      | 3  | 2 | $(A) \leftarrow (A) - (dir) - C$                 | —  | —  | —  | ++++ | 35       |
| SUBC A,@IX +off | 4  | 2 | $(A) \leftarrow (A) - ((IX) + off) - C$          | —  | —  | —  | ++++ | 36       |
| SUBC A,@EP      | 3  | 1 | $(A) \leftarrow (A) - ((EP)) - C$                | —  | —  | —  | ++++ | 37       |
| SUBCW A         | 3  | 1 | $(A) \leftarrow (T) - (A) - C$                   | —  | —  | dH | ++++ | 33       |
| SUBC A          | 2  | 1 | $(AL) \leftarrow (TL) - (AL) - C$                | —  | —  | —  | ++++ | 32       |
| INC Ri          | 4  | 1 | $(Ri) \leftarrow (Ri) + 1$                       | —  | —  | —  | +++- | C8 to CF |
| INCW EP         | 3  | 1 | $(EP) \leftarrow (EP) + 1$                       | —  | —  | —  | ---- | C3       |
| INCW IX         | 3  | 1 | $(IX) \leftarrow (IX) + 1$                       | —  | —  | —  | ---- | C2       |
| INCW A          | 3  | 1 | $(A) \leftarrow (A) + 1$                         | —  | —  | dH | ++-- | C0       |
| DEC Ri          | 4  | 1 | $(Ri) \leftarrow (Ri) - 1$                       | —  | —  | —  | +++- | D8 to DF |
| DECW EP         | 3  | 1 | $(EP) \leftarrow (EP) - 1$                       | —  | —  | —  | ---- | D3       |
| DECW IX         | 3  | 1 | $(IX) \leftarrow (IX) - 1$                       | —  | —  | —  | ---- | D2       |
| DECW A          | 3  | 1 | $(A) \leftarrow (A) - 1$                         | —  | —  | dH | +--- | D0       |
| MULU A          | 19 | 1 | $(A) \leftarrow (AL) \times (TL)$                | —  | —  | dH | ---- | 01       |
| DIVU A          | 21 | 1 | $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$ | dL | 00 | 00 | ---- | 11       |
| ANDW A          | 3  | 1 | $(A) \leftarrow (A) \wedge (T)$                  | —  | —  | dH | ++R- | 63       |
| ORW A           | 3  | 1 | $(A) \leftarrow (A) \vee (T)$                    | —  | —  | dH | ++R- | 73       |
| XORW A          | 3  | 1 | $(A) \leftarrow (A) \nabla (T)$                  | —  | —  | dH | ++R- | 53       |
| CMP A           | 2  | 1 | $(TL) - (AL)$                                    | —  | —  | —  | ++++ | 12       |
| CMPW A          | 3  | 1 | $(T) - (A)$                                      | —  | —  | —  | ++++ | 13       |
| RORC A          | 2  | 1 | $\boxed{\rightarrow C \rightarrow A}$            | —  | —  | —  | ++-+ | 03       |
| ROLC A          | 2  | 1 | $\boxed{C \leftarrow A}$                         | —  | —  | —  | ++-+ | 02       |
| CMP A,#d8       | 2  | 2 | $(A) - d8$                                       | —  | —  | —  | ++++ | 14       |
| CMP A,dir       | 3  | 2 | $(A) - (dir)$                                    | —  | —  | —  | ++++ | 15       |
| CMP A,@EP       | 3  | 1 | $(A) - ((EP))$                                   | —  | —  | —  | ++++ | 17       |
| CMP A,@IX +off  | 4  | 2 | $(A) - ((IX) + off)$                             | —  | —  | —  | ++++ | 16       |
| CMP A,Ri        | 3  | 1 | $(A) - (Ri)$                                     | —  | —  | —  | ++++ | 18 to 1F |
| DAA             | 2  | 1 | Decimal adjust for addition                      | —  | —  | —  | ++++ | 84       |
| DAS             | 2  | 1 | Decimal adjust for subtraction                   | —  | —  | —  | ++++ | 94       |
| XOR A           | 2  | 1 | $(A) \leftarrow (AL) \nabla (TL)$                | —  | —  | —  | ++R- | 52       |
| XOR A,#d8       | 2  | 2 | $(A) \leftarrow (AL) \nabla d8$                  | —  | —  | —  | ++R- | 54       |
| XOR A,dir       | 3  | 2 | $(A) \leftarrow (AL) \nabla (dir)$               | —  | —  | —  | ++R- | 55       |
| XOR A,@EP       | 3  | 1 | $(A) \leftarrow (AL) \nabla ((EP))$              | —  | —  | —  | ++R- | 57       |
| XOR A,@IX +off  | 4  | 2 | $(A) \leftarrow (AL) \nabla ((IX) + off)$        | —  | —  | —  | ++R- | 56       |
| XOR A,Ri        | 3  | 1 | $(A) \leftarrow (AL) \nabla (Ri)$                | —  | —  | —  | ++R- | 58 to 5F |
| AND A           | 2  | 1 | $(A) \leftarrow (AL) \wedge (TL)$                | —  | —  | —  | ++R- | 62       |
| AND A,#d8       | 2  | 2 | $(A) \leftarrow (AL) \wedge d8$                  | —  | —  | —  | ++R- | 64       |
| AND A,dir       | 3  | 2 | $(A) \leftarrow (AL) \wedge (dir)$               | —  | —  | —  | ++R- | 65       |

(Continued)

## MB89628R/629R/P629

(Continued)

| Mnemonic         | ~ | # | Operation  | TL | TH | AH | NZVC | OP code  |
|------------------|---|---|--|----|----|----|------|----------|
| AND A,@EP        | 3 | 1 | $(A) \leftarrow (AL) \wedge (EP)$                | —  | —  | —  | ++R— | 67       |
| AND A,@IX +off   | 4 | 2 | $(A) \leftarrow (AL) \wedge ((IX) + \text{off})$ | —  | —  | —  | ++R— | 66       |
| AND A,Ri         | 3 | 1 | $(A) \leftarrow (AL) \wedge (Ri)$                | —  | —  | —  | ++R— | 68 to 6F |
| OR A             | 2 | 1 | $(A) \leftarrow (AL) \vee (TL)$                  | —  | —  | —  | ++R— | 72       |
| OR A,#d8         | 2 | 2 | $(A) \leftarrow (AL) \vee d8$                    | —  | —  | —  | ++R— | 74       |
| OR A,dir         | 3 | 2 | $(A) \leftarrow (AL) \vee (\text{dir})$          | —  | —  | —  | ++R— | 75       |
| OR A,@EP         | 3 | 1 | $(A) \leftarrow (AL) \vee (EP)$                  | —  | —  | —  | ++R— | 77       |
| OR A,@IX +off    | 4 | 2 | $(A) \leftarrow (AL) \vee ((IX) + \text{off})$   | —  | —  | —  | ++R— | 76       |
| OR A,Ri          | 3 | 1 | $(A) \leftarrow (AL) \vee (Ri)$                  | —  | —  | —  | ++R— | 78 to 7F |
| CMP dir,#d8      | 5 | 3 | $(\text{dir}) - d8$                              | —  | —  | —  | ++++ | 95       |
| CMP @EP,#d8      | 4 | 2 | $(EP) - d8$                                      | —  | —  | —  | ++++ | 97       |
| CMP @IX +off,#d8 | 5 | 3 | $((IX) + \text{off}) - d8$                       | —  | —  | —  | ++++ | 96       |
| CMP Ri,#d8       | 4 | 2 | $(Ri) - d8$                                      | —  | —  | —  | ++++ | 98 to 9F |
| INCW SP          | 3 | 1 | $(SP) \leftarrow (SP) + 1$                       | —  | —  | —  | ---- | C1       |
| DECW SP          | 3 | 1 | $(SP) \leftarrow (SP) - 1$                       | —  | —  | —  | ---- | D1       |

Table 4 Branch Instructions (17 instructions)

| Mnemonic       | ~ | # | Operation   | TL | TH | AH | NZVC    | OP code  |
|----------------|---|---|---|----|----|----|---------|----------|
| BZ/BEQ rel     | 3 | 2 | If $Z = 1$ then $PC \leftarrow PC + \text{rel}$               | —  | —  | —  | ----    | FD       |
| BNZ/BNE rel    | 3 | 2 | If $Z = 0$ then $PC \leftarrow PC + \text{rel}$               | —  | —  | —  | ----    | FC       |
| BC/BLO rel     | 3 | 2 | If $C = 1$ then $PC \leftarrow PC + \text{rel}$               | —  | —  | —  | ----    | F9       |
| BNC/BHS rel    | 3 | 2 | If $C = 0$ then $PC \leftarrow PC + \text{rel}$               | —  | —  | —  | ----    | F8       |
| BN rel         | 3 | 2 | If $N = 1$ then $PC \leftarrow PC + \text{rel}$               | —  | —  | —  | ----    | FB       |
| BP rel         | 3 | 2 | If $N = 0$ then $PC \leftarrow PC + \text{rel}$               | —  | —  | —  | ----    | FA       |
| BLT rel        | 3 | 2 | If $V \vee N = 1$ then $PC \leftarrow PC + \text{rel}$        | —  | —  | —  | ----    | FF       |
| BGE rel        | 3 | 2 | If $V \vee N = 0$ then $PC \leftarrow PC + \text{rel}$        | —  | —  | —  | ----    | FE       |
| BBC dir: b,rel | 5 | 3 | If $(\text{dir: b}) = 0$ then $PC \leftarrow PC + \text{rel}$ | —  | —  | —  | -+---   | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If $(\text{dir: b}) = 1$ then $PC \leftarrow PC + \text{rel}$ | —  | —  | —  | -+---   | B8 to BF |
| JMP @A         | 2 | 1 | $(PC) \leftarrow (A)$   | —  | —  | —  | ----    | E0       |
| JMP ext        | 3 | 3 | $(PC) \leftarrow \text{ext}$                                  | —  | —  | —  | ----    | 21       |
| CALLV #vct     | 6 | 1 | Vector call   | —  | —  | —  | ----    | E8 to EF |
| CALL ext       | 6 | 3 | Subroutine call   | —  | —  | —  | ----    | 31       |
| XCHW A,PC      | 3 | 1 | $(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$                | —  | —  | dH | ----    | F4       |
| RET            | 4 | 1 | Return from subroutine  | —  | —  | —  | ----    | 20       |
| RETI           | 6 | 1 | Return from interrupt   | —  | —  | —  | Restore | 30       |

Table 5 Other Instructions (9 instructions)

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC  | OP code |
|----------|---|---|-----------|----|----|----|-------|---------|
| PUSHW A  | 4 | 1 |           | —  | —  | —  | ----  | 40      |
| POPW A   | 4 | 1 |           | —  | —  | dH | ----  | 50      |
| PUSHW IX | 4 | 1 |           | —  | —  | —  | ----  | 41      |
| POPW IX  | 4 | 1 |           | —  | —  | —  | ----  | 51      |
| NOP      | 1 | 1 |           | —  | —  | —  | ----  | 00      |
| CLRC     | 1 | 1 |           | —  | —  | —  | ----R | 81      |
| SETC     | 1 | 1 |           | —  | —  | —  | ----S | 91      |
| CLRI     | 1 | 1 |           | —  | —  | —  | ----  | 80      |
| SETI     | 1 | 1 |           | —  | —  | —  | ----  | 90      |

## MB89628R/629R/P629

## ■ INSTRUCTION MAP

| L | H              | 0 | 1              | 2               | 3               | 4              | 5              | 6              | 7             | 8                | 9                | A              | B                 | C               | D               | E               | F            |
|---|----------------|---|----------------|-----------------|-----------------|----------------|----------------|----------------|---------------|------------------|------------------|----------------|-------------------|-----------------|-----------------|-----------------|--------------|
| 0 | NOP            |   | SWAP           | RET             | RETI            | PUSHW<br>A     | POPW<br>A      | MOV<br>A,ext   | MOVW<br>A,PS  | CLRI             | SETI             | CLRB<br>dir: 0 | BBC<br>dir: 0,rel | INCW<br>A       | DECW<br>A       | JMP<br>@A       | MOVW<br>A,PC |
| 1 | MULU<br>A      |   | DIVU<br>A      | JMP<br>addr16   | CALL<br>addr16  | PUSHW<br>IX    | POPW<br>IX     | MOV<br>ext,A   | MOVW<br>PS,A  | CLRC             | SETC             | CLRB<br>dir: 1 | BBC<br>dir: 1,rel | INCW<br>SP      | DECW<br>SP      | MOVW<br>SP,A    | MOVW<br>A,SP |
| 2 | ROLU<br>A      |   | CMP<br>A       | ADDC<br>A       | SUBC<br>A       | XCH<br>A,T     | XOR<br>A       | AND<br>A       | OR<br>A       | MOV<br>@A,T      | MOV<br>A,@A      | CLRB<br>dir: 2 | BBC<br>dir: 2,rel | INCW<br>IX      | DECW<br>IX      | MOVW<br>IX,A    | MOVW<br>A,IX |
| 3 | RORC<br>A      |   | CMPW<br>A      | ADDCW<br>A      | SUBCW<br>A      | XCHW<br>A,T    | XORW<br>A      | ANDW<br>A      | ORW<br>A      | MOVW<br>@A,T     | MOVW<br>A,@A     | CLRB<br>dir: 3 | BBC<br>dir: 3,rel | INCW<br>EP      | DECW<br>EP      | MOVW<br>EPA     | MOVW<br>A,EP |
| 4 | MOV<br>A,#d8   |   | CMP<br>A,#d8   | ADDC<br>A,#d8   | SUBC<br>A,#d8   |                | XOR<br>A,#d8   | AND<br>A,#d8   | OR<br>A,#d8   | DAA              | DAS              | CLRB<br>dir: 4 | BBC<br>dir: 4,rel | MOVW<br>A,ext   | MOVW<br>ext,A   | MOVW<br>A,#d16  | XCHW<br>A,PC |
| 5 | MOV<br>A,dir   |   | CMP<br>A,dir   | ADDC<br>A,dir   | SUBC<br>A,dir   | MOV<br>dir,A   | XOR<br>A,dir   | AND<br>A,dir   | OR<br>A,dir   | MOV<br>dir,#d8   | CMP<br>dir,#d8   | CLRB<br>dir: 5 | BBC<br>dir: 5,rel | MOVW<br>A,dir   | MOVW<br>dir,A   | MOVW<br>SP#d16  | XCHW<br>A,SP |
| 6 | MOV<br>A,@IX+d |   | CMP<br>A,@IX+d | ADDC<br>A,@IX+d | SUBC<br>A,@IX+d | MOV<br>@IX+d,A | XOR<br>A,@IX+d | AND<br>A,@IX+d | OR<br>A,@IX+d | MOV<br>@IX+d,#d8 | CMP<br>@IX+d,#d8 | CLRB<br>dir: 6 | BBC<br>dir: 6,rel | MOVW<br>A,@IX+d | MOVW<br>@IX+d,A | MOVW<br>IX,#d16 | XCHW<br>A,IX |
| 7 | MOV<br>A,@EP   |   | CMP<br>A,@EP   | ADDC<br>A,@EP   | SUBC<br>A,@EP   | MOV<br>@EPA    | XOR<br>A,@EP   | AND<br>A,@EP   | OR<br>A,@EP   | MOV<br>@EP#d8    | CMP<br>@EP#d8    | CLRB<br>dir: 7 | BBC<br>dir: 7,rel | MOVW<br>A,@EP   | MOVW<br>@EPA    | MOVW<br>EP#d16  | XCHW<br>A,EP |
| 8 | MOV<br>A,R0    |   | CMP<br>A,R0    | ADDC<br>A,R0    | SUBC<br>A,R0    | MOV<br>R0,A    | XOR<br>A,R0    | AND<br>A,R0    | OR<br>A,R0    | MOV<br>R0,#d8    | CMP<br>R0,#d8    | SETB<br>dir: 0 | BBS<br>dir: 0,rel | INC<br>R0       | DEC<br>R0       | CALLV<br>#0     | BNC<br>rel   |
| 9 | MOV<br>A,R1    |   | CMP<br>A,R1    | ADDC<br>A,R1    | SUBC<br>A,R1    | MOV<br>R1,A    | XOR<br>A,R1    | AND<br>A,R1    | OR<br>A,R1    | MOV<br>R1,#d8    | CMP<br>R1,#d8    | SETB<br>dir: 1 | BBS<br>dir: 1,rel | INC<br>R1       | DEC<br>R1       | CALLV<br>#1     | BC<br>rel    |
| A | MOV<br>A,R2    |   | CMP<br>A,R2    | ADDC<br>A,R2    | SUBC<br>A,R2    | MOV<br>R2,A    | XOR<br>A,R2    | AND<br>A,R2    | OR<br>A,R2    | MOV<br>R2,#d8    | CMP<br>R2,#d8    | SETB<br>dir: 2 | BBS<br>dir: 2,rel | INC<br>R2       | DEC<br>R2       | CALLV<br>#2     | BP<br>rel    |
| B | MOV<br>A,R3    |   | CMP<br>A,R3    | ADDC<br>A,R3    | SUBC<br>A,R3    | MOV<br>R3,A    | XOR<br>A,R3    | AND<br>A,R3    | OR<br>A,R3    | MOV<br>R3,#d8    | CMP<br>R3,#d8    | SETB<br>dir: 3 | BBS<br>dir: 3,rel | INC<br>R3       | DEC<br>R3       | CALLV<br>#3     | BN<br>rel    |
| C | MOV<br>A,R4    |   | CMP<br>A,R4    | ADDC<br>A,R4    | SUBC<br>A,R4    | MOV<br>R4,A    | XOR<br>A,R4    | AND<br>A,R4    | OR<br>A,R4    | MOV<br>R4,#d8    | CMP<br>R4,#d8    | SETB<br>dir: 4 | BBS<br>dir: 4,rel | INC<br>R4       | DEC<br>R4       | CALLV<br>#4     | BNZ<br>rel   |
| D | MOV<br>A,R5    |   | CMP<br>A,R5    | ADDC<br>A,R5    | SUBC<br>A,R5    | MOV<br>R5,A    | XOR<br>A,R5    | AND<br>A,R5    | OR<br>A,R5    | MOV<br>R5,#d8    | CMP<br>R5,#d8    | SETB<br>dir: 5 | BBS<br>dir: 5,rel | INC<br>R5       | DEC<br>R5       | CALLV<br>#5     | BZ<br>rel    |
| E | MOV<br>A,R6    |   | CMP<br>A,R6    | ADDC<br>A,R6    | SUBC<br>A,R6    | MOV<br>R6,A    | XOR<br>A,R6    | AND<br>A,R6    | OR<br>A,R6    | MOV<br>R6,#d8    | CMP<br>R6,#d8    | SETB<br>dir: 6 | BBS<br>dir: 6,rel | INC<br>R6       | DEC<br>R6       | CALLV<br>#6     | BGE<br>rel   |
| F | MOV<br>A,R7    |   | CMP<br>A,R7    | ADDC<br>A,R7    | SUBC<br>A,R7    | MOV<br>R7,A    | XOR<br>A,R7    | AND<br>A,R7    | OR<br>A,R7    | MOV<br>R7,#d8    | CMP<br>R7,#d8    | SETB<br>dir: 7 | BBS<br>dir: 7,rel | INC<br>R7       | DEC<br>R7       | CALLV<br>#7     | BLT<br>rel   |

# MB89628R/629R/P629

## ■ MASK OPTIONS

| No. | Model  | MB89628R/<br>MB89629R   | MB89P629  | MB89PV620                                      |
|-----|--|---|---|--|
|     | Specifying procedure   | Specify when<br>ordering masking  | Set with EPROM<br>programmer  | Setting not<br>possible                        |
| 1   | Pull-up resistors<br><div> <div>P00 to P07, P10 to P17,<br/>P30 to P37, P40 to P47,<br/>P50 to P57, P60 to P64</div> </div>  | Selectable per pin.<br>(P50 to P57 must be set<br>to without a pull-up<br>resistor when an A/D<br>converter is used.) | Can be set per pin.<br>(P40 to P47 are<br>available only for<br>without a pull-up<br>resistor.) | Fixed to without<br>pull-up resistor           |
| 2   | Power-on reset<br><div> <div>With power-on reset</div> <div>Without power-on reset</div> </div>  | Selectable  | Setting possible  | Fixed to with<br>power-on reset                |
| 3   | Oscillation stabilization time selection<br><div> <div>Crystal oscillator: (<math>2^{18}/F_c</math>) (26.2 ms/10 MHz)</div> <div>Ceramic oscillator: (<math>2^{14}/F_c</math>) (1.64 ms/10 MHz)</div> </div> | Selectable  | Setting possible  | Fixed to crystal<br>oscillator of $2^{18}/F_c$ |
| 4   | Reset pin output<br><div> <div>With reset output</div> <div>Without reset output</div> </div>  | Selectable  | Setting possible  | Fixed to with reset<br>output                  |


## ■ ORDERING INFORMATION

| Part number                                  | Package                                | Remarks |
|--|--|---------|
| MB89628RP-SH<br>MB89629RP-SH<br>MB89P629P-SH | 64-pin Plastic SH-DIP<br>(DIP-64P-M01) |         |
| MB89628RPF<br>MB89629RPF<br>MB89P629PF       | 64-pin Plastic QFP<br>(FPT-64P-M06)    |         |
| MB89PV620C-SH                                | 64-pin Ceramic MDIP<br>(MDP-64C-P02)   |         |
| MB89PV620CF                                  | 64-pin Ceramic MQFP<br>(MQP-64C-P01)   |         |

# MB89628R/629R/P629

## ■ PACKAGE DIMENSIONS

64-pin Plastic SH-DIP  
(FPT-64P-M01)




© 1994 FUJITSU LIMITED D64001S-3C-4

Dimensions in mm (inches)



## MB89628R/629R/P629


64-pin Plastic QFP  
(FPT-64P-M06)

© 1994 FUJITSU LIMITED F64013S-3C-2

Dimensions in mm (inches)

# MB89628R/629R/P629

64-pin Ceramic MDIP  
(MDP-64C-P02)



© 1994 FUJITSU LIMITED M64002SC-1-4

Dimensions in mm (inches)

[illegible]

Dimensions in mm (inches)

# MB89628R/629R/P629

## FUJITSU LIMITED

For further information please contact:

### Japan

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 1015, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211, Japan  
Tel: (044) 754-3753  
Fax: (044) 754-3329

### North and South America

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### Europe

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
No. 51 Bras Basah Road,  
Plaza By The Park,  
#06-04 to #06-07  
Singapore 189554  
Tel: 336-1600  
Fax: 336-1609

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.