DS07-12509-6E

# 8-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-8L MB89120/120A Series

## MB89121/P131/123A/P133A/125A/P135A/ MB89PV130A


### DESCRIPTION

The MB89120 series is a line of single-chip microcontrollers containing a compact instruction set and a great variety of peripheral functions such as a timer, serial interface, and external interrupt. The MB89120A series is an extended variant of the MB89120, with a remote control transmission function and wake-up interrupt channels.

### ■ FEATURES

- F<sup>2</sup>MC-8L family CPU core
- Low-voltage operation
- Low current consumption (allowing for dual clock)
- Minimum execution time : 0.95  $\mu s$  at 4.2 MHz
- 21-bit timebase counter
- I/O ports : Max. 36 ports
- External interrupts : 3 channels
- External interrupts (wake-up function) : 8 channels (only in the MB89120A series)
- 8-bit serial I/O : 1 channel
- 8-/16-bit timer/counter : 1 channel
- Built-in remote-control transmitting frequency generator (only in the MB89120A series)
- Low-power consumption modes (stop mode, sleep mode, watch mode)
- Package : QFP-48
- CMOS technology

### PACKAGE



### ■ PRODUCT LINEUP

| Item       Mass-produced products<br>(Mask ROM products)       One-time products         ROM size       4 K × 8 bits<br>(internal mask<br>ROM)       8 K × 8 bits<br>(internal mask<br>ROM)       16 K × 8 bits<br>(internal mask<br>ROM)       8 K × 8 bits<br>(internal mask<br>ROM)       16 K × 8 bits<br>(internal mask<br>ROM)       8 K × 8 bits<br>(internal mask<br>ROM)       16 K × 8 bits<br>(internal PROM to<br>be programmed<br>purpose EPROM<br>programmed)         RAM size       128 × 8 bits<br>Instruction bit length       16 K × 8 bits<br>(internal mask<br>ROM)       118 K × 8 bits<br>(internal mask<br>ROM)       128 × 8 bits         CPU functions       The number of instructions<br>Instruction length       1 10 3 bytes<br>Instruction length       1 10 3 bytes<br>I 1 to 3 bytes         Data bit length       :1 to 3 bytes<br>Data bit length       :1 to 3 bytes<br>I 1, 8, 16 bits         Minimum interrupt processing time       :2.95 µs at 4.2 MHz         Output ports (CMOS)       :2 4 (All also serves as peripherals.)         Output ports (CMOS)       :2 4 (B ports also serve as peripherals.)         Total       :3 Independent channels (edge selectable         Serial I/O       S Independent channels (edge selectable         Also for wake-up from stop/sleep mode (edge detection is also permitted in stop rn <th>Part number</th> <th>MB89121</th> <th>MB89123A</th> <th>MB89125A</th> <th>MB89P133A</th> <th>MB89P131</th>  | Part number           | MB89121  | MB89123A                             | MB89125A   | MB89P133A  | MB89P131  |  |
|---|-----------------------|--|--------------------------------------|--|--|---|--|
| Classification       (Mask ROM products)       Other time products         ROM size       4 K × 8 bits<br>(internal mask<br>ROM)       8 K × 8 bits<br>(internal mask<br>ROM)       16 K × 8 bits<br>(internal mask<br>ROM)       8 K × 8 bits<br>(internal mask<br>ROM)       4 K × 8 tits<br>(internal mask<br>ROM)       128 × 8 tits<br>(internal mask<br>ROM) <td< th=""><th>ltem</th><th></th><th>WIB09123A</th><th>WIBOJIZJA</th><th>WIDOJF 135A</th><th>WID09F151</th></td<> | ltem                  |  | WIB09123A                            | WIBOJIZJA  | WIDOJF 135A  | WID09F151   |  |
| ROM size       4 K × 8 bits<br>(internal mask<br>ROM)       8 K × 8 bits<br>(internal mask<br>ROM)       16 K × 8 bits<br>(internal mask<br>ROM)       (Internal PROM to<br>be programmed)<br>with a general-<br>purpose EPROM<br>programmer)       (Internal PROM to<br>be programmed)       (Internal PROM to<br>be program   | Classification        |  |                                      |  | One-time products  |   |  |
| CPU functions       The number of instructions       : 136         Instruction bit length       : 8 bits         Instruction length       : 1 to 3 bytes         Data bit length       : 1, 8, 16 bits         Minimum execution time       : 0.95 µs at 4.2 MHz         Minimum interrupt processing time       : 8.57 µs at 4.2 MHz         Output ports (N-ch open-drain)       : 4 (All also serves as peripherals.)         Output ports (CMOS)       : 8         I/O ports (CMOS)       : 24 (8 ports also serve as peripherals.)         Timer/counter       8-bit timer/counter × 2 channels or 16-bit event counter × 1 channel         Serial I/O       28 bits         External interrupt 1       3 Independent channels (edge selection, interrupt vector, source flag)         Rising edge/falling edge/both edges selectable       Also for wake-up from stop/sleep mode (edge detection is also permitted in stop m         External interrupt 2 (wake-up function)       —       8 channels (only for level detection)       —         Remote control transmitting frequency       —       8 channels (only for level detection)       —         Remote control transmitting frequency       —       8 channels (only for level detection)       —         Standby mode       Sleep mode, stop mode, watch mode       —       —         Process       CMOS  | ROM size              | (internal mask (internal mask  |                                      | (internal mask   | (Internal PROM to<br>be programmed<br>with a general-<br>purpose EPROM | 4 K × 8 bits<br>(Internal PROM<br>to be programmed<br>with a general-<br>purpose EPROM<br>programmer) |  |
| CPU functions       Instruction bit length       : 8 bits         Instruction length       : 1 to 3 bytes         Data bit length       : 1, 8, 16 bits         Minimum execution time       : 0.95 µs at 4.2 MHz         Minimum interrupt processing time       : 8.57 µs at 4.2 MHz         Ports       Output ports (N-ch open-drain)       : 4 (All also serves as peripherals.)         Output ports (CMOS)       : 8         I/O ports (CMOS)       : 24 (8 ports also serve as peripherals.)         Total       : 36         Timer/counter       8-bit timer/counter × 2 channels or 16-bit event counter × 1 channel         Serial I/O       LSB/MSB first selectable         External interrupt 1       3 Independent channels (edge selection, interrupt vector, source flag)         Rising edge/falling edge/both edges selectable       Also for wake-up from stop/sleep mode (edge detection)         Meanue up function)       —       8 channels (only for level detection)         Remote control       1 channel       —         transmitting frequency       —       8 channels (only for level detection)         cy generator       —       8 channel         Standby mode       Sleep mode, stop mode, watch mode         Process       CMOS   | RAM size              | $128 \times 8$ bits  |                                      | $256 \times 8$ bits  |  | $128 \times 8$ bits   |  |
| Ports       Output ports (CMOS)<br>I/O ports (CMOS)<br>Total       : 8<br>: 24 (8 ports also serve as peripherals.)<br>: 36         Timer/counter       8-bit timer/counter × 2 channels or 16-bit event counter × 1 channel         Serial I/O       8 bits<br>LSB/MSB first selectable         External interrupt 1       3 Independent channels (edge selection, interrupt vector, source flag)<br>Rising edge/falling edge/both edges selectable         External interrupt 2<br>(wake-up function)       —         Remote control<br>transmitting frequen-<br>cy generator       1 channel<br>(pulse width and frequency selectable<br>by program)         Standby mode       Sleep mode, stop mode, watch mode  | CPU functions         | Instruction bit ler<br>Instruction lengtl<br>Data bit length<br>Minimum execut                                       | ngth<br>n<br>ion time                | : 8 bits<br>: 1 to 3 bytes<br>: 1, 8, 16 bits<br>: 0.95 μs at 4.2 Mł |  |   |  |
| Serial I/O       8 bits<br>LSB/MSB first selectable         External interrupt 1       3 Independent channels (edge selection, interrupt vector, source flag)<br>Rising edge/falling edge/both edges selectable         Also for wake-up from stop/sleep mode (edge detection is also permitted in stop m         External interrupt 2<br>(wake-up function)       —         Remote control<br>transmitting frequen-<br>cy generator       —         Standby mode       Sleep mode, stop mode, watch mode         Process       CMOS  | Ports                 | Output ports (CM<br>I/O ports (CMOS  | AOS)                                 | ,  | als.)  |   |  |
| Serial I/O       LSB/MSB first selectable         External interrupt 1       3 Independent channels (edge selection, interrupt vector, source flag)<br>Rising edge/falling edge/both edges selectable         External interrupt 1       Also for wake-up from stop/sleep mode (edge detection is also permitted in stop mode (edge detection))         External interrupt 2<br>(wake-up function)       —       8 channels (only for level detection)       —         Remote control<br>transmitting frequen-<br>cy generator       —       (pulse width and frequency selectable<br>by program)       —         Standby mode       Sleep mode, stop mode, watch mode       CMOS   | Timer/counter         | 8-bit 1  | timer/counter $\times 2$             | channels or 16-b   | it event counter $\times$ 1  | channel   |  |
| External interrupt 1       Rising edge/falling edge/both edges selectable         Also for wake-up from stop/sleep mode (edge detection is also permitted in stop m         External interrupt 2 (wake-up function)       —         Remote control transmitting frequen- cy generator       —         Standby mode       Sleep mode, stop mode, watch mode         Process       CMOS   | Serial I/O            |  | L                                    | • • • • • • •  | ectable  |   |  |
| (wake-up function)      8 channels (only for level detection)        Remote control<br>transmitting frequen-<br>cy generator      1 channel<br>(pulse width and frequency selectable<br>by program)        Standby mode     Sleep mode, stop mode, watch mode        Process     CMOS   | External interrupt 1  | Rising edge/falling edge/both edges selectable   |                                      |  |  |   |  |
| transmitting frequen-<br>cy generator     —     (pulse width and frequency selectable<br>by program)     —       Standby mode     Sleep mode, stop mode, watch mode       Process     CMOS  |                       | — 8 channels (only for level detection) —  |                                      |  |  | _   |  |
| Process CMOS  | transmitting frequen- |  | — (pulse width and frequency selecta |  |  | _   |  |
|   | Standby mode          | Sleep mode, stop mode, watch mode  |                                      |  |  |   |  |
|   | Process               | CMOS   |                                      |  |  |   |  |
| Operating voltage*2.2 V to 4.0 V (with the dual clock option)<br>2.2 V to 6.0 V (with the single clock option)2.7 V to 6.0 V  | Operating voltage*    | 2.2 V to 4.0 V (with the dual clock option)2.7 V to 6.0 V2.2 V to 6.0 V (with the single clock option)2.7 V to 6.0 V |                                      |  |  |   |  |
| EPROM for use —   | EPROM for use         |  |                                      |  |  |   |  |

\*: Varies with conditions such as operating frequencies. (See "■ ELECTRICAL CHARACTERISTICS".)

| _ | (Continued) |
|---|-------------|
|   |             |

| Part number<br>Item                                     | MB89P135A   | MB89PV130A   |  |  |  |  |
|---|---|--|--|--|--|--|
| Classification  | One-time PROM products  | Piggyback/evaluation product   |  |  |  |  |
| ROM size  | 16 K × 8 bits<br>(internal PROM, to be programmed with<br>general-purpose EPROM programmer)   | 32 K × 8 bits<br>(external ROM)  |  |  |  |  |
| RAM size  | $512 \times 8$ bits   | 1 K × 8 bits   |  |  |  |  |
| CPU functions   | The number of instructions<br>Instruction bit length<br>Instruction length<br>Data bit length<br>Minimum execution time<br>Minimum interrupt processing time  | : 136<br>: 8 bits<br>: 1 to 3 bytes<br>: 1, 8, 16 bits<br>: 0.95 μs/4.2 MHz<br>: 8.57 μs/4.2 MHz |  |  |  |  |
| Ports   | Output ports (N-ch open-drain ports)<br>Output ports (CMOS)<br>I/O ports (CMOS)<br>Total  | : 4 (All also serve as peripherals.)<br>: 8<br>: 24 (8 ports also serve as peripherals.)<br>: 36 |  |  |  |  |
| Timer/counter   | 8-bit timer/counter $\times$ 2 channels or 16-bit event counter $\times$ 1 channel  |  |  |  |  |  |
| Serial I/O  | 8 bits<br>LSB/MSB first selectable  |  |  |  |  |  |
| External interrupt 1                                    | 3 independent channels (edge selection, interrupt vector, source flag)<br>Rising/falling/both edges selectable<br>Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop<br>mode.) |  |  |  |  |  |
| External interrupt 2 (wake-up function)                 | 8 channels (only for level detection)   |  |  |  |  |  |
| Remote control<br>transmitting fre-<br>quency generator | 1 channel (Pulse width and cycle selectable by program)   |  |  |  |  |  |
| Standby mode  | Sleep mode, stop mode, and clock mode   |  |  |  |  |  |
| Process   | CN  | 10S  |  |  |  |  |
| Operating voltage                                       | 2.7 V to 6.0 V  | 2.7 V to 6.0 V   |  |  |  |  |
| EPROM for use   |   | MBM27C256A-20TVM   |  |  |  |  |

### ■ PACKAGE AND CORRESPONDING PRODUCTS

| Package     | MB89121 | MB89123A | MB89125A | MB89P133A | MB89P131 |
|-------------|---------|----------|----------|-----------|----------|
| FPT-48P-M13 | 0       | 0        | 0        | 0         | 0        |
| MQP-48C-P01 | ×       | ×        | ×        | ×         | ×        |

| Package     | MB89P135A | MB89PV130A |
|-------------|-----------|------------|
| FPT-48P-M13 | 0         | ×          |
| MQP-48C-P01 | ×         | 0          |

#### $\bigcirc$ : Available, $\times$ : Not available

### DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the one-time ROM product, verify its difference from the product that will actually be used. Take particular care on the following points :

- The number of register banks available is different between the MB89121 and the MB89123A/125A/P135A/ PV130A.
- The stack area, etc., is set at the upper limit of the RAM.

#### 2. Current Consumption

- In the case of the MB89PV130A, added is the current consumed by the EPROM which is connected to the top socket.

#### 3. Mask Options


Functions that can be selected as options and how to designate these options vary with product. Before using options, check "■ MASK OPTIONS".

Take particular care on the following point :

- Pull-up resistor can't be set for P40 to P43 on the MB89P135A.
- Options are fixed on the MB89PV130A.

Note : Package details of OTPROM products and piggyback/evaluation products are common to those of MB89130/ 130A series. Refer to the MB89130/130A series data sheet for details.

#### ■ PIN ASSIGNMENT




### ■ PIN DESCRIPTION

| Pin no.      | Pin name                        | Circuit type | Function   |
|--------------|---------------------------------|--------------|--|
| 5            | X0                              | ٥            |  |
| 6            | X1                              | А            | Main clock crystal oscillator pins (max. 4.2 MHz)  |
| 8            | X0A                             | D            | Cubeleak an stal assillator ning (for 22,700 kl la)  |
| 9            | X1A                             | В            | Subclock crystal oscillator pins (for 32.768 kHz)  |
| 3            | MOD0                            | 0            | Operation mode select pins   |
| 4            | MOD1                            | С            | Connect these pins directly to Vss.  |
| 2            | RST                             | D            | Reset I/O pin<br>This port is of N-ch open-drain output type with pull-up re-<br>sistor and a hysteresis input type. The internal circuit is ini-<br>tialized by the input of "L". "L" is output from this pin by an<br>internal reset source as optional setting. |
| 27 to 34     | P07/ (INT27) to<br>P00/ (INT20) | I            | General-purpose I/O ports<br>On the MB89120A series, these pins also serve as exter-<br>nal interrupt input.<br>External interrupt input is hysteresis input.  |
| 18, 20 to 26 | P17 to P10                      | E            | General-purpose I/O ports  |
| 10 to 17     | P27 to P20                      | G            | General-purpose output-only ports  |
| 42           | P30/SCK                         | F            | General-purpose I/O port<br>Also serves as clock I/O for the 8-bit serial I/O interface.<br>This port is of hysteresis input type.   |
| 41           | P31/SO                          | F            | General-purpose I/O port<br>Also serves as a serial I/O data output. This port is of hys-<br>teresis input type.   |
| 40           | P32/SI                          | F            | General-purpose I/O port<br>Also serves as a serial I/O data input. This port is of hys-<br>teresis input type.  |
| 39           | P33/EC/SCO                      | F            | General-purpose I/O port<br>Also serves as the external clock input for the 8-bit timer/<br>counter. This port is of hysteresis input type.<br>System clock output is optional.  |
| 38           | P34/TO/INT0                     | F            | General-purpose I/O port<br>Also serves as the overflow output and external<br>interrupt input for the 8-bit timer/counter. This port is of<br>hysteresis input type.  |
| 36,<br>37    | P36/INT2,<br>P35/INT1           | F            | General-purpose I/O ports<br>Also serve as an external interrupt input. These ports are<br>of hysteresis input type.   |
| 35           | P37/BZ/ (RCO)                   | F            | General-purpose I/O port<br>Also serves as a buzzer output. This port is of<br>hysteresis input type. On the MB89120A series, the pin<br>also serves as a remote control output.   |

| Pin no.  | Pin name   | Circuit type | Function   |
|----------|------------|--------------|--|
| 45 to 48 | P43 to P40 | н            | N-ch open-drain output ports                                       |
| 7        | Vcc        | —            | Power supply pin   |
| 19       | Vss        | —            | Power supply (GND) pin   |
| 1        | AVcc       | —            | Power supply (GND) pin<br>Use this pin at the same voltage as Vcc. |
| 44       | AVR        | —            | Reference voltage input pin  |
| 43       | AVss       | —            | Power supply (GND) pin<br>Use this pin at the same voltage as Vss. |

### ■ I/O CIRCUIT TYPE

| Туре | Circuit  | Remarks   |
|------|--|---|
| A    | X1<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0 | <ul> <li>Crystal and ceramic oscillation type (main clock)</li> <li>Cricuit for the MB89P133A/P131/P135A/PV130A</li> <li>External clock input select versions of MB89121/<br/>123A/125A</li> <li>At an oscillation feedback resistor of approximately<br/>1 MΩ / 5 V</li> </ul> |
|      | X1<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0                   | <ul> <li>Crystal and ceramic oscillation type (main clock)</li> <li>Crystal or ceramic oscillator select versions of MB89121/123A/125A<br/>At an oscillation feedback resistor of approximately 1 MΩ / 5 V</li> </ul>   |
| В    | X1A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0                       | <ul> <li>Crystal and ceramic oscillation type (sub clock)<br/>Circuit for the MB89121/123A/125A<br/>At an oscillation feedback resistor of approximately<br/>4.5 MΩ / 5 V</li> </ul>  |
|      | X1A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0                       | <ul> <li>Crystal and ceramic oscillation type (sub clock)<br/>Circuit for the MB89P131/P133A/P135A/PV130A<br/>At an oscillation feedback resistor of approximately<br/>4.5 MΩ / 5 V</li> </ul>  |
| С    |  |   |
| D    | R<br>P-ch<br>N-ch<br>777   | <ul> <li>Output pull-up resistor (P-ch) of approximately 50 kΩ / 5 V</li> <li>Hysteresis input</li> </ul>   |
|      |  | Continued   |



### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high- voltage pins, or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly, and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

#### 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 4. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of V<sub>CC</sub> power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 5. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and release from stop mode.

#### 6. Turning on the supply voltage (only for the MB89P135A)

When the power supply is turned on if MB89P135A is used, power on sharply up to 2.0 V within 13 clock cycles after starting of oscillation.

Further, various option may be set, if power supply up to keep this condition.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P131


The MB89P131 is a one-time PROM version of the MB89121.

### 1. Features

- 4-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in EPROM mode is diagrammed below :



### 3. Programming to the EPROM

In EPROM mode the MB89P131 functions equivalent to the MBM27C256A. This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter. Note, how-ever, that the electronic signature mode cannot be used.

#### • Programming procedure

- (1) Set the EPROM programmer to MBM27C256A.
- (2) Load program data into the EPROM programmer at 7000<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses F000<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip correspond to 7000<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode).
- (3) Program with the EPROM programmer.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P133A


The MB89P133A is a one-time PROM version of the MP89123A.

#### 1. Features

- 8-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in EPROM mode is diagrammed below :



#### 3. Programming to the EPROM

In EPROM mode the MB89P133A functions equivalent to the MBM27C256A, This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter. Note, how-ever, that the MB89P133A cannot use the electronic signature mode.

#### Programming procedure

- (1) Set the EPROM programmer to MBM27C256A.
- (2) Load program data into the EPROM programmer at 6000<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses E000<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip correspond to 6000<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode).
- (3) Program with the EPROM programmer.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P135A


The MB89P135A is an OTPROM version of the MB89123A/125A.

#### 1. Features

- 16-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in EPROM mode is diagrammed below.



### 3. Programming to the EPROM

In EPROM mode, the MB89P135A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

#### Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses C000<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip correspond to 4000<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode).
- (3) Load option data into the EPROM programmer at 3FF0<sub>H</sub> to 3FF6<sub>H</sub>.
- (4) Program with the EPROM programmer.

### 4. Setting OTPROM Options (MB89P135A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map :

| • | OTPROM | option | bit map |
|---|--------|--------|---------|
|---|--------|--------|---------|


| Address | Bit 7                       | Bit 6                       | Bit 5                       | Bit 4                                    | Bit 3               | Bit 2             | Bit 1                       | Bit 0  |
|---------|-----------------------------|-----------------------------|-----------------------------|--|---------------------|-------------------|-----------------------------|--|
|         | Vacancy                     | Vacancy                     | Vacancy                     | Clock mode selection                     | Reset pin<br>output | Power-on<br>reset |                             | lation<br>tion time                                    |
| 3FF0H   | Readable<br>and<br>writable | Readable<br>and<br>writable | Readable<br>and<br>writable | 1 : Single<br>clock<br>0 : Dual<br>clock | 1 : Yes<br>0 : No   | 1 : Yes<br>0 : No | 00 : 2²/Fсн<br>01 : 2¹²/Fсн | 10 : 2 <sup>16</sup> /Fсн<br>11 : 2 <sup>18</sup> /Fсн |
| 3FF1⊦   | P07                         | P06                         | P05                         | P04                                      | P03                 | P02               | P01                         | P00  |
|         | Pull-up                     | Pull-up                     | Pull-up                     | Pull-up                                  | Pull-up             | Pull-up           | Pull-up                     | Pull-up  |
|         | 1 : Yes                     | 1 : Yes                     | 1 : Yes                     | 1 : Yes                                  | 1 : Yes             | 1 : Yes           | 1 : Yes                     | 1 : Yes  |
|         | 0 : No                      | 0 : No                      | 0 : No                      | 0 : No                                   | 0 : No              | 0 : No            | 0 : No                      | 0 : No   |
| 3FF2⊦   | P17                         | P16                         | P15                         | P14                                      | P13                 | P12               | P11                         | P10  |
|         | Pull-up                     | Pull-up                     | Pull-up                     | Pull-up                                  | Pull-up             | Pull-up           | Pull-up                     | Pull-up  |
|         | 1 : Yes                     | 1 : Yes                     | 1 : Yes                     | 1 : Yes                                  | 1 : Yes             | 1 : Yes           | 1 : Yes                     | 1 : Yes  |
|         | 0 : No                      | 0 : No                      | 0 : No                      | 0 : No                                   | 0 : No              | 0 : No            | 0 : No                      | 0 : No   |
| 3FF3н   | P37                         | P36                         | P35                         | P34                                      | P33                 | P32               | P31                         | P30  |
|         | Pull-up                     | Pull-up                     | Pull-up                     | Pull-up                                  | Pull-up             | Pull-up           | Pull-up                     | Pull-up  |
|         | 1 : Yes                     | 1 : Yes                     | 1 : Yes                     | 1 : Yes                                  | 1 : Yes             | 1 : Yes           | 1 : Yes                     | 1 : Yes  |
|         | 0 : No                      | 0 : No                      | 0 : No                      | 0 : No                                   | 0 : No              | 0 : No            | 0 : No                      | 0 : No   |
| 3FF4⊦   | Vacancy                     | Vacancy                     | Vacancy                     | Vacancy                                  | Vacancy             | Vacancy           | Vacancy                     | Vacancy  |
|         | Readable                    | Readable                    | Readable                    | Readable                                 | Readable            | Readable          | Readable                    | Readable   |
|         | and                         | and                         | and                         | and                                      | and                 | and               | and                         | and  |
|         | writable                    | writable                    | writable                    | writable                                 | writable            | writable          | writable                    | writable   |
| 3FF5н   | Vacancy                     | Vacancy                     | Vacancy                     | Vacancy                                  | Vacancy             | Vacancy           | Vacancy                     | Vacancy  |
|         | Readable                    | Readable                    | Readable                    | Readable                                 | Readable            | Readable          | Readable                    | Readable   |
|         | and                         | and                         | and                         | and                                      | and                 | and               | and                         | and  |
|         | writable                    | writable                    | writable                    | writable                                 | writable            | writable          | writable                    | writable   |
| 3FF6⊦   | Vacancy                     | Vacancy                     | Vacancy                     | Vacancy                                  | Vacancy             | Vacancy           | Vacancy                     | Vacancy  |
|         | Readable                    | Readable                    | Readable                    | Readable                                 | Readable            | Readable          | Readable                    | Readable   |
|         | and                         | and                         | and                         | and                                      | and                 | and               | and                         | and  |
|         | writable                    | writable                    | writable                    | writable                                 | writable            | writable          | writable                    | writable   |

Note : Each bit is set to "1" as the initialized value, therefore the pull-up option is not selected.

### HANDLING MB89P131/P133A/P135A

### 1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure.



### 2. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yeild of 100% cannot be assured at all times.

#### 3. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

|              |         | Compatible socket adapter | Recommended programmer<br>manufacturer and programmer name |  |
|--------------|---------|---------------------------|--|--|
| Part no.     | Package | Sun Hayato Co., Ltd.      | Minato Electronics Inc.                                    |  |
|              |         |                           | 1890A  |  |
| MB89P131PF   | QFP-48  | ROM-48QF2-28DP-8L         | Recommended  |  |
| MB89P133APFM | QFF-40  |                           | _  |  |

Inquiry : Sun Hayato Co., Ltd. : TEL : (81) -3-3986-0403

FAX: (81) -3-5396-9106

Minato Electronics Inc. : TEL : USA (1) -916-348-6066 JAPAN (81) -45-591-5611

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TVM

#### 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sun Hayato Co., Ltd.) listed below :


| Package         | Adapter socket part number |
|-----------------|----------------------------|
| LCC-32 (Square) | ROM-32LC-28DP-S            |

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403

FAX (81) -3-5396-9106


#### 3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM is diagrammed below.



#### 4. Programming to the EPROM

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program with the EPROM programmer.



### CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89120/A series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address with the program area. The memory space of the MB89120/A series is structured as illustrated below :

|                            | MB89<br>MB89 |         |                | MB89123A<br>MB89P133A |                | MB89125A      |                | MB89P135A    |                | MB89PV130/               |
|----------------------------|--------------|---------|----------------|-----------------------|----------------|---------------|----------------|--------------|----------------|--------------------------|
| 000н                       |              |         | 0000н          |                       | 0000н          |               | 0000н          |              | 0000н          |                          |
| 07Fн<br>080н               | I/C          | C       | 007Fн<br>0080н | I/O                   | 007Fн<br>0080н | I/O           | 007Fн<br>0080н | I/O          | 007Fн<br>0080н | I/O                      |
| 0BFн                       | Not av       | ailable |                | RAM                   | 000011         | RAM           |                | RAM<br>512 B |                | RAM<br>1 KB              |
| 0С0н<br>100н               |              | RAM     | 0100н          |                       | 0100н          |               | 00FFн<br>0100н |              | 00FFн<br>0100н |                          |
| )13Fн<br>)140н             | Register     |         | 017Fн          | Register              | 017Fн          | Register      | 01FFн<br>0200н | Register     | 01FFн<br>0200н | Register                 |
| 14011                      |              |         | 0180н          | Not available         | 0180н          | Not available | 027Fн<br>0280н | Vacancy      | 047Fн<br>0480н | Vacancy                  |
|                            | Not av       | ailable | DFFFH          |                       | BFFFн<br>C000н |               | BFFFн<br>C000н |              | 7FFFн<br>8000н |                          |
| EFFFн<br><sup>-</sup> 000н |              |         | Е000н          | ROM                   |                | ROM           |                | ROM<br>16 KB |                | External<br>ROM<br>32 KB |
| FFFFH                      | RO           | M       | FFFFH          |                       | FFFFH          |               | FFFFH          |              | FFFFH          |                          |


### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated hardware registers and general-purpose memory registers. The following dedicated registers are provided :


| Program counter (PC) :      | A 16-bit-long register for indicating the instruction storage positions   |
|-----------------------------|---|
| Accumulator (A) :           | A 16-bit-long temporary register for arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.                            |
| Temporary accumulator (T) : | A 16-bit-long register which is used for arithmetic operations with the accumu-<br>lator When the instruction is an 8-bit data processing instruction, the lower<br>byte is used. |
| Index register (IX) :       | A 16-bit-long register for index modification   |
| Extra pointer (EP) :        | A 16-bit-long pointer for indicating a memory address   |
| Stack pointer (SP) :        | A 16-bit-long pointer for indicating a stack area   |
| Program status (PS) :       | A 16-bit-long register for storing a register pointer, a condition code   |

| 16 bits | <b>→</b>               | Initial value  |
|---------|------------------------|--|
| PC      | : Program counter      | FFFDH  |
| А       | : Accumulator          | Indeterminate  |
| Т       | : Temporary accumulato | r Indeterminate  |
| IX      | : Index register       | Indeterminate  |
| EP      | : Extra pointer        | Indeterminate  |
| SP      | : Stack pointer        | Indeterminate  |
| PS      |                        | lag = 0, IL1, 0 = 11<br>ne other bit values are Indeterminate. |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared "0" otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when the flag is cleared to "0". Cleared to "0" at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|----------|
| 0   | 0   | 1               | High     |
| 0   | 1   |                 | t        |
| 1   | 0   | 2               |          |
| 1   | 1   | 3               | Low      |

N-flag: Set to "1" if the MSB becomes "1" as the result of an arithmetic operation. Cleared to "0" otherwise.

Z-flag: Set to "1" when an arithmetic operation results in 0. Cleared to "0" otherwise.


- V-flag : Set to "1" if the complement on "2" overflows as a result of an arithmetic operation. Cleared to "0" if the overflow does not occur.
- C-flag: Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided :

General-purpose registers : An 8-bit-long register for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 8 banks can be used on the MB89121/P131, and a total of 16 banks can be used on the MB89123A/125A/P133A and a total of 32 banks can be used on the MB89P135A/PV130A.

The bank currently in use is indicated by the register bank pointer (RP) .



### I/O MAP

| Address | Read/write | Register name | Register description                            |
|---------|------------|---------------|---|
| 00н     | (R/W)      | PDR0          | Port 0 data register                            |
| 01н     | (W)        | DDR0          | Port 0 data direction register                  |
| 02н     | (R/W)      | PDR1          | Port 1 data register                            |
| 03н     | (W)        | DDR1          | Port 1 data direction register                  |
| 04н     | (R/W)      | PDR2          | Port 2 data register                            |
| 05н     |            |               | Vacancy   |
| 06н     |            |               | Vacancy   |
| 07н     | (R/W)      | SYCC          | System clock control register                   |
| 08н     | (R/W)      | STBC          | Standby control register                        |
| 09н     | (R/W)      | WDTC          | Watchdog control register                       |
| 0Ан     | (R/W)      | TBTC          | Time-base timer control register                |
| 0Вн     | (R/W)      | WPCR          | Watch prescaler control register                |
| ОСн     | (R/W)      | PDR3          | Port 3 data register                            |
| 0Dн     | (W)        | DDR3          | Port 3 data direction register                  |
| 0Ен     | (R/W)      | PDR4          | Port 4 data register                            |
| 0Fн     | (R/W)      | BZCR          | Buzzer register                                 |
| 10н     |            | •             | Vacancy   |
| 11н     |            |               | Vacancy   |
| 12н     | (R/W)      | SCGC          | Peripheral control clock register               |
| 13н     |            | •             | Vacancy   |
| 14н     | (R/W)      | RCR1          | Remote control transmission control register 1* |
| 15н     | (R/W)      | RCR2          | Remote control transmission control register 2* |
| 16н     |            | •             | Vacancy   |
| 17н     |            |               | Vacancy   |
| 18н     | (R/W)      | T2CR          | Timer 2 control register                        |
| 19н     | (R/W)      | T1CR          | Timer 1 control register                        |
| 1Ан     | (R/W)      | T2DR          | Timer 2 data register                           |
| 1Вн     | (R/W)      | T1DR          | Timer 1 data register                           |
| 1Сн     | (R/W)      | SMR1          | Serial mode register                            |
| 1Dн     | (R/W)      | SDR1          | Serial data register                            |
| 1Ен     |            | •             | Vacancy   |
| 1Fн     |            |               | Vacancy   |

(Continued)

| Address     | Read/write | Register name                          | Register description                  |  |  |
|-------------|------------|--|---------------------------------------|--|--|
| 20н         |            |  | Vacancy                               |  |  |
| 21н         |            |  | Vacancy                               |  |  |
| 22н         |            |  | Vacancy                               |  |  |
| 23н         | (R/W)      | EIC1                                   | External interrupt control register 1 |  |  |
| 24н         | (R/W)      | EIC2 External interrupt control regist |                                       |  |  |
| 25н         |            |  | Vacancy                               |  |  |
| 26н to 31н  |            |  | Vacancy                               |  |  |
| 32н         | (R/W)      | EIE2                                   | External interrupt 2 enable register* |  |  |
| 33н         | (R/W)      | EIF2                                   | External interrupt 2 flag register*   |  |  |
| 34н to 7Вн  |            |  | Vacancy                               |  |  |
| 7Cн         | (W)        | ILR1                                   | Interrupt level register 1            |  |  |
| 7Dн         | (W)        | ILR2                                   | Interrupt level register 2            |  |  |
| <b>7</b> Ен | (W)        | ILR3                                   | Interrupt level register 3            |  |  |
| <b>7</b> Fн |            |  | Vacancy                               |  |  |

\*: Only in the MB89120A series

Note : Do not use vacancies.

### ELECTRICAL CARACTERISTICS

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

| Parameter                                   | Symbol             | Va        | lue        | Unit | Remarks   |
|---|--------------------|-----------|------------|------|---|
| Farameter                                   | Symbol             | Min.      | Max.       | Onic | Reindiks  |
| Power supply voltage                        | Vcc<br>AVcc<br>AVR | Vss – 0.3 | Vss + 7.2  | V    | Use Vcc, AVcc , and AVR set to the same voltage.          |
| Program voltage                             | Vpp                | Vss – 0.6 | Vss + 13.0 | V    | MOD1 pin on the<br>MB89P131/P133A/P135A                   |
| Input voltage                               | Vı                 | Vss - 0.3 | Vcc + 0.3  | V    |   |
| Output voltage                              | Vo                 | Vss - 0.3 | Vcc + 0.3  | V    |   |
| "L" level maximum output current            | lol                |           | 10         | mA   |   |
| "L" level average output current            | OLAV               | —         | 4          | mA   | Avarage value (operating current $\times$ operating rate) |
| "L" level total maximum output cur-<br>rent | ΣΙοι               | _         | 100        | mA   |   |
| "L" level total average output current      | $\Sigma$ Iolav     | —         | 20         | mA   | Avarage value (operating current $\times$ operating rate) |
| "H" level maximum output current            | Іон                | —         | -10        | mA   |   |
| "H" level average output current            | Іонач              | _         | -2         | mA   | Avarage value (operating current × operating rate)        |
| "H" level total maximum output cur-<br>rent | ΣІон               | _         | -30        | mA   |   |
| "H" level total average output current      | ΣΙοήαν             | _         | -10        | mA   | Avarage value (operating current × operating rate)        |
| Power consumption                           | PD                 |           | 200        | mW   |   |
| Operating temperature                       | TA                 | -40       | +85        | °C   |   |
| Storage temperature                         | Tstg               | -55       | +150       | °C   |   |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

| Parameter             | Symbol | Value |      | Unit | Remarks  |  |  |  |
|-----------------------|--------|-------|------|------|--|--|--|--|
| Falameter             | Symbol | Min.  | Max. | Unit | itenial KS   |  |  |  |
|                       |        | 2.2*  | 6.0* | V    | Normal operation assurance range<br>Applied to "MB89P131/P133A/P135A/PV130A,<br>and single-clock MB89121/123A/125A*" |  |  |  |
| Power supply voltage  | Vcc    | 2.7*  | 6.0* | V    | Normal operation assurance range<br>Applied to " Dual-clock MB89121/123A/125A*"                                      |  |  |  |
|                       |        | 1.5   | 6.0  | V    | Retains the RAM state in stop mode   |  |  |  |
| Operating temperature | TA     | -40   | +85  | °C   |  |  |  |  |


\* : These values vary with the operating conditions. See " **Operating Voltage vs. Main Clock Operating Frequency.**"

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### • Operating Voltage vs. Main Clock Operating Frequency



### 3. DC Characteristics

|  |        |   | (AVcc = Vcc = +5) |                          | Value |                       |      |  |
|--|--------|---|-------------------|--------------------------|-------|-----------------------|------|--|
| Parameter  | Symbol | Pin   | Condition         | Min.                     | Тур.  | Max.                  | Unit | Remarks  |
|  | Vін    | P00 to P07,<br>P10 to P17   | _                 | 0.7 Vcc                  |       | Vcc + 0.3             | V    |  |
| "H" level input<br>voltage                                   | Vins   | RST,<br>P30 to P37,<br>INT20 to INT27   |                   | 0.8 Vcc                  |       | V <sub>cc</sub> + 0.3 | V    | INT20 to<br>INT27 are<br>available<br>only in the<br>MB89120A<br>series. |
|  | VIL    | P00 to P07,<br>P10 to P17   | _                 | V <sub>ss</sub> –<br>0.3 | _     | 0.3 Vcc               | V    |  |
| "L" level input<br>voltage                                   | Vils   | RST,<br>P30 to P37,<br>INT20 to INT27   |                   | V <sub>ss</sub> –<br>0.3 |       | 0.2 Vcc               | V    | INT20 to<br>INT27 are<br>available<br>only in the<br>MB89120A<br>series. |
| Open-drain<br>output pin<br>applied voltage                  | VD     | P40 to P43  |                   | Vss –<br>0.3             | _     | V <sub>cc</sub> + 0.3 | V    |  |
| "H" level output<br>voltage                                  | Vон    | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37                               | Iон = -2.0 mA     | 2.4                      |       | _                     | V    |  |
| "L" level output<br>voltage                                  | Vol    | P00 to P07,<br>P10 to P17<br>P20 to P27,<br>P30 to P37,<br>P40 to P43                 | IoL = 1.8 mA      |                          |       | 0.4                   | V    |  |
|  | Vol2   | RST   | lo∟ = 4.0 mA      |                          |       | 0.6                   | V    |  |
| Input leakage<br>current<br>(Hi-z output<br>leakage current) | Lι     | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>P40 to P43,<br>MOD0, MOD1 | 0.45 V < Vı < Vcc |                          |       | ±5                    | μΑ   | Without<br>pull-up<br>resistor   |
| Pull-up resistance   | Rpull  | P00 to P07,<br>P10 to P17,<br>P30 to P37,<br>P40 to P43,<br>RST                       | V1 = 0.0 V        | 25                       | 50    | 100                   | kΩ   |  |

(Continued)

|                                    |        |   | (AVcc = Vcc = +5.0)   | 0 V, AVss | s = Vss = 0 | 0.0 V, Ta | = -40 | °C to +85 °C)                |
|------------------------------------|--------|---|---|-----------|-------------|-----------|-------|------------------------------|
| Parameter                          | Symbol | Pin                                       | Condition   |           | Value       |           | Unit  | Remarks                      |
| i uluneter                         | Gymbol |   | Condition   | Min.      | Тур.        | Max.      |       |                              |
|                                    |        |   | Vcc = 5.0 V   |           | 4           | 7         | mA    | MB89121/<br>123A/125A        |
|                                    | Icc1   |   | $F_{CH} = 4.00 \text{ MHz}$ $t_{inst}^{*2} = 1.0 \mu\text{s}$   |           | 6           | 10        | mA    | MB89P131/<br>P133A/<br>P135A |
|                                    | Iccs1  |   | $\label{eq:Vcc} \begin{array}{l} V_{cc} = 5.0 \ V \\ F_{cH} = 4.00 \ MHz \\ Main \ sleep \ mode \\ t_{inst}^{*2} = 1.0 \ \mu s \end{array}$ |           | 2           | 5         | mA    |                              |
|                                    |        |   | Vcc = 3.0 V   | _         | 50          | 100       | μA    | MB89121/<br>123A/125A        |
| Devier eventy                      | lcc∟   | Vcc                                       | F <sub>CL</sub> = 32.768 kHz<br>Subclock mode   |           | 1           | 3         | mA    | MB89P131/<br>P133A/<br>P135A |
| Power supply current <sup>*1</sup> | Iccls  | (External clock<br>operation)             | $\label{eq:Vcc} \begin{array}{l} V_{\text{Cc}} = 3.0 \ V \\ F_{\text{CL}} = 32.768 \ kHz \\ Subclock \ sleep \\ mode \end{array}$           |           | 25          | 50        | μΑ    |                              |
|                                    | Ісст   |   | $V_{CC} = 3.0 V$<br>$F_{CL} = 32.768 \text{ kHz}$<br>• Watch mode<br>• Main clock stop<br>mode at dual<br>clock system                      |           |             | 15        | μΑ    |                              |
|                                    | Іссн   |   | T <sub>A</sub> = +25 °C<br>• Subclock stop<br>mode<br>• Main clock stop<br>mode at single<br>clock system                                   |           |             | 1         | μΑ    |                              |
| Input capacitance                  | CIN    | Other than<br>AVcc, AVss,<br>Vcc, and Vss | f = 1 MHz   |           | 10          |           | pF    |                              |

\*1 : The measurement conditions of power supply current is external clock. (Vcc = 5.0 V, Vcc = 3.0 V)


\*2 : For information on t<sub>inst</sub>, see " (4) Instruction Cycle" in "4. AC Characteristics."

### 4. AC Characteristics

### (1) Reset Timing

| $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to} + 10\% ^{\circ}\text{C} ^{\circ}\text{C} \text{ to} + 10\% ^{\circ}\text{C} ^{\circ}\text{C} ^{\circ}\text{C} \text{ to} + 10\% ^{\circ}\text{C} $ |        |           |                   |      |      |         |  |  |  |
|--|--------|-----------|-------------------|------|------|---------|--|--|--|
| Parameter  | Symbol | Condition | Value             |      | Unit | Remarks |  |  |  |
| Farameter  | Symbol | Condition | Min.              | Max. | Unit | Remarks |  |  |  |
| RST "L" pulse width  | tzlzh  |           | <b>48 t</b> нсγ∟* |      | ns   |         |  |  |  |

\*: they is the oscillation cycle (1/Feh) input to the X0.



#### (2) Power-on Reset


 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                 | Symbol | Condition | Valu | le   | Unit | Remarks                      |  |
|---------------------------|--------|-----------|------|------|------|------------------------------|--|
| Farameter                 | Symbol | Condition | Min. | Max. | Unit | itema ks                     |  |
| Power supply rising time  | tR     |           | —    | 50   | ms   | Power-on reset function only |  |
| Power supply cut-off time | toff   |           | 1    | _    | ms   | Due to repeated operations   |  |

Note : Make sure that power supply rises within the oscillation stabilization time selected.


When the main clock is operating at  $F_{CH} = 3$  MHz and the oscillation stabilization time select option has been set to  $2^{12}/F_{CH}$ , for example, the oscillation settling time is 1.4 ms and accordingly the maximum value of power supply rising time is about 1.4 ms.


Keep in mind that rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



### (3) Clock Timings

| (c) c.com                       |                                      |          |      |        | (Vss | = 0.0 V | $T_{A} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$ |
|---------------------------------|--------------------------------------|----------|------|--------|------|---------|---|
| Parameter                       | Symbol                               | Pin      |      | Value  |      | Unit    | Remarks   |
| Farameter                       | Symbol                               | FIII     | Min. | Тур.   | Max. | Unit    | Remarks   |
| Clock frequency                 | Fсн                                  | X0, X1   | 1    | _      | 4.2  | MHz     | Main clock  |
| Clock frequency                 | Fc∟                                  | X0A, X1A |      | 32.768 |      | kHz     | Subclock  |
| Clock cycle time                | <b>t</b> HCYL                        | X0, X1   | 238  | _      | 1000 | ns      | Main clock  |
|                                 | <b>t</b> LCYL                        | X0A, X1A |      | 30.5   |      | μs      | Subclock  |
| Input clock pulse width         | P <sub>WH1</sub><br>P <sub>WL1</sub> | X0       | 72   |        | _    | ns      | External clock                                    |
| Input clock rising/falling time | tcr1<br>tcF1                         | X0       |      |        | 24   | ns      | External clock                                    |







### (4) Instruction Cycles

 $(V_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                                     | Symbol | Value (typical)                 | Unit | Remarks   |
|---|--------|---------------------------------|------|---|
| Instruction cycle<br>(minimum execution time) |        | 4/Fсн, 8/Fсн, 16/Fсн,<br>64/Fсн | μs   | (4/FcH) $t_{inst} = 1.0 \ \mu s$ when operating at FcH = 4 MHz        |
|   | tinst  | 2/FcL                           | μs   | $t_{\text{inst}}$ = 61.036 $\mu s$ when operating at FcL = 32.768 kHz |

#### (5) Recommended Resonator Manufacturers






Murata Mfg Co., Ltd.

• Murata Electronics North America, Inc. : TEL 1-404-436-1300

• Murata Europe Management GmbH : TEL 49-911-66870


• Murata Electronics Singapore (Pte.) Ltd. : TEL 65-758-4233



#### (6) Serial I/O Timings

|   |               | (Vcc = + | 5.0 V ±10%, AVs          | s = Vss = 0         | .0 V, Ta | = -40 ° | C to +85 °C) |
|---|---------------|----------|--------------------------|---------------------|----------|---------|--------------|
| Parameter                                     | Symbol        | Pin      | Condition                | Valu                | le       | Unit    | Remarks      |
| Farameter                                     | Symbol        | FIII     | Condition                | Min.                | Max.     | Unit    | Remarks      |
| Serial clock cycle time                       | <b>t</b> scyc | SCK      |                          | 2 tinst*            |          | μs      |              |
| $SCK \downarrow \to SO \text{ time}$          | <b>t</b> slov | SCK, SO  | Internal clock           | -200                | 200      | ns      |              |
| Valid SI $ ightarrow$ SCK $\uparrow$          | tıvsн         | SI, SCK  | operation                | 200                 | —        | ns      |              |
| $SCK \uparrow \to Valid \ SI \ hold \ time$   | tsнix         | SCK, SI  |                          | 200                 | —        | ns      |              |
| Serial clock "H" pulse width                  | ts∺s∟         | SCK      |                          | t <sub>inst</sub> * | —        | μs      |              |
| Serial clock "L" pulse width                  | <b>t</b> slsh | JUN      |                          | tinst*              | —        | μs      |              |
| $SCK \downarrow \to SO \text{ time}$          | <b>t</b> slov | SCK, SO  | External clock operation | 0                   | 200      | ns      |              |
| Valid SI $ ightarrow$ SCK $\uparrow$          | tıvsн         | SI, SCK  |                          | 200                 | —        | ns      |              |
| SCK $\uparrow \rightarrow$ Valid SI hold time | tsнıx         | SCK, SI  | ]                        | 200                 |          | ns      |              |

\*: For information on t<sub>inst</sub>, see " (4) Instruction Cycles."




### (7) Peripheral Input Timings


|   |              | (Vcc = +5.0 V ±10%, AVs | s = Vss = | 0.0 V, T   | A = -40 | °C to +85 °C) |
|---|--------------|-------------------------|-----------|------------|---------|---------------|
| Parameter                                 | Symbol       | Pin                     | Val       | ue         | Unit    | Remarks       |
| Farameter                                 | Symbol       | F III                   | Min.      | Max.       | Unit    | itemarks      |
| Peripheral input "H" pulse width          | tіцін        | EC, INT0 to INT2        | 2 tinst*  |            | μs      |               |
| Peripheral input "L" pulse width          | tını∟        |                         | 2 tinst*  |            | μs      |               |
| *: For information on tinst, see " (4) In | struction Cy | /cle."                  |           |            |         |               |
| EC<br>INT0 to INT2                        | Ucc          | 0.8 Vcc<br>0.2 Vcc      |           | -<br>0.8 V | cc      |               |

### EXAMPLE CHARACTERISTICS


#### (1) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)










#### (2) "H" Level Output Voltage







#### (6) Power Supply Current



### ■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
  Arithmetic operation
- Branch •
- Others Table 1 lists symbols used for notation of instructions.

| Table 1 | Instruction | Symbols |
|---------|-------------|---------|
|         | instruction | Symbols |

|         | Direct address (8 bits)   |
|---------|---|
| off     |   |
| 0.11    | Offset (8 bits)   |
| ext     | Extended address (16 bits)  |
| #vct    | Vector table number (3 bits)  |
| #d8     | Immediate data (8 bits)   |
| #d16    | Immediate data (16 bits)  |
| dir: b  | Bit direct address (8:3 bits)   |
| rel     | Branch relative address (8 bits)  |
| @       | Register indirect (Example: @A, @IX, @EP)   |
| А       | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)   |
| AH      | Upper 8 bits of accumulator A (8 bits)  |
| AL      | Lower 8 bits of accumulator A (8 bits)  |
| Т       | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)   |
| TH      | Upper 8 bits of temporary accumulator T (8 bits)  |
| TL      | Lower 8 bits of temporary accumulator T (8 bits)  |
|         | Index register IX (16 bits)   |
|         | Extra pointer EP (16 bits)  |
|         | Program counter PC (16 bits)  |
|         | Stack pointer SP (16 bits)  |
|         | Program status PS (16 bits)   |
|         | Accumulator A or index register IX (16 bits)  |
|         | Condition code register CCR (8 bits)  |
|         | Register bank pointer RP (5 bits)   |
| Ri      | General-purpose register Ri (8 bits, i = 0 to 7)  |
| ×       | Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)                       |
| (×)     | Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)           |
| (( × )) | The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Mnemonic: Assembler notation of an instruction

The number of instructions The number of bytes ~:

#:

Operation of an instruction Operation:

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
"-" indicates no change.
dH is the 8 upper bits of operation description data.

- AL and AH must become the contents of AL and AH prior to the instruction executed.
- 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

#### OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to  $4F \leftarrow$  This indicates 48, 49, ... 4F.

| Mnemonic                  | ~      | # | Operation  | TL | TH | AH | NZVC | OP code  |
|---------------------------|--------|---|--|----|----|----|------|----------|
| MOV dir,A                 | 3      | 2 | $(dir) \leftarrow (A)$   | _  | -  | -  |      | 45       |
| MOV @IX +off,A            | 4      | 2 | $((IX) + off) \leftarrow (A)$  | _  | _  | _  |      | 46       |
| MOV ext,A                 | 4      | 3 | $(ext) \leftarrow (A)$   | _  | _  | _  |      | 61       |
| MOV @EP,A                 | 3      | 1 | $((EP)) \leftarrow (A)$  | _  | _  | _  |      | 47       |
| MOV Ri,A                  | 3      | 1 | $(Ri) \leftarrow (A)$  | _  | _  | _  |      | 48 to 4F |
| MOV A,#d8                 | 2      | 2 | $(A) \leftarrow dB$  | AL | _  | _  | + +  | 04       |
| MOV A,dir                 | 3      | 2 | $(A) \leftarrow (dir)$   | AL | _  | _  | + +  | 05       |
| MOV A,@IX +off            | 4      | 2 | $(A) \leftarrow ((IX) + off)$  | AL | _  | _  | + +  | 06       |
| MOV A,ext                 | 4      | 3 | $(A) \leftarrow (ext)$   | AL | _  | _  | + +  | 60       |
| MOV A,@A                  | 3      | 1 | $(A) \leftarrow (A)$   | AL | _  | _  | + +  | 92       |
| MOV A,@EP                 | 3      | 1 | $(A) \leftarrow ((EP))$  | AL | _  | _  | + +  | 07       |
| MOV A,Ri                  | 3      | 1 | $(A) \leftarrow (Ri)$  | AL | _  | _  | + +  | 08 to 0F |
| MOV dir,#d8               | 4      | 3 | (dír) ← dĺ   | _  | _  | _  |      | 85       |
| MOV @IX +off,#d8          | 5      | 3 | $((IX) + off) \leftarrow d8$   | _  | _  | _  |      | 86       |
| MOV @EP,#d8               | 4      | 2 | ( (EP) ) ← d8  | _  | _  | _  |      | 87       |
| MOV Ri,#d8                | 4      | 2 | $(Ri) \leftarrow d8$   | _  | _  | _  |      | 88 to 8F |
| MOVW dir,A                | 4      | 2 | $(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$                             | _  | _  | _  |      | D5       |
| MOVW @IX +off,A           | 5      | 2 | $((IX) + off) \leftarrow (AH),$  | _  | _  | _  |      | D6       |
|                           | 0      | ~ | $((IX) + off + 1) \leftarrow (AL)$   |    |    |    |      | DU       |
| MOVW ext,A                | 5      | 3 | $(\text{ext}) \leftarrow (\text{AH}), (\text{ext} + 1) \leftarrow (\text{AL})$ | _  | _  | _  |      | D4       |
| MOVW @EP,A                | 4      | 1 | $((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$                           | _  |    |    |      | D7       |
| MOVW EP,A                 | 2      | 1 | $((EF)) \leftarrow (A)$  | _  | _  | _  |      | E3       |
| MOVW A,#d16               | 3      | 3 | $(\Box r) \leftarrow (A)$<br>(A) $\leftarrow$ d16                              | AL | AH | dH | ++   | E4       |
| MOVW A,#010<br>MOVW A,dir | 4      | 2 |  | AL | AH | dH | ++   | C5       |
| MOVW A,@IX +off           | 4<br>5 | 2 | $(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$                             | AL | AH | dH | ++   | C5<br>C6 |
|                           | 5      | 2 | $(AH) \leftarrow ((IX) + off),$  | AL | АП | ип | ++   | 0        |
| MOV/M/ A ovt              | 5      | 3 | $(AL) \leftarrow ((IX) + off + 1)$   | AL | AH | 리니 |      | C4       |
| MOVW A,ext                | э<br>4 |   | $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$                             |    |    | dH | ++   |          |
| MOVW A,@A                 | -      | 1 | $(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$                            | AL | AH | dH | ++   | 93       |
| MOVW A,@EP                | 4      | 1 | $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$                           | AL | AH | dH | + +  | C7       |
|                           | 2      | 1 | $(A) \leftarrow (EP)$  | -  | -  | dH |      | F3       |
| MOVW EP,#d16              | 3      | 3 | $(EP) \leftarrow d16$  | _  | -  | -  |      | E7       |
| MOVW IX,A                 | 2      | 1 | $(IX) \leftarrow (A)$  | —  | -  |    |      | E2       |
| MOVW A,IX                 | 2      | 1 | $(A) \leftarrow (IX)$  | —  | -  | dH |      | F2       |
| MOVW SP,A                 | 2      | 1 | $(SP) \leftarrow (A)$  | —  | -  | _  |      | E1       |
| MOVW A,SP                 | 2      | 1 | $(A) \leftarrow (SP)$  | _  | -  | dH |      | F1       |
| MOV @A,T                  | 3      | 1 | $((A)) \leftarrow (T)$   | _  | -  | -  |      | 82       |
| MOVW @A,T                 | 4      | 1 | $((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$                             | _  | -  | -  |      | 83       |
| MOVW IX,#d16              | 3      | 3 | $(IX) \leftarrow d16$  | -  | -  | —  |      | E6       |
| MOVW A,PS                 | 2      | 1 | $(A) \leftarrow (PS)$  | —  | -  | dH |      | 70       |
| MOVW PS,A                 | 2      | 1 | $(PS) \leftarrow (A)$  | —  | -  | -  | ++++ | 71       |
| MOVW SP,#d16              | 3      | 3 | $(SP) \leftarrow d16$  | _  | -  | _  |      | E5       |
| SWAP                      | 2      | 1 | $(AH) \leftrightarrow (AL)$  | _  | -  | AL |      | 10       |
| SETB dir: b               | 4      | 2 | (dir): b ← 1   | _  | -  | -  |      | A8 to AF |
| CLRB dir: b               | 4      | 2 | (dir): b ← 0   | _  | -  | -  |      | A0 to A7 |
| XCH A,T                   | 2      | 1 | $(AL) \leftrightarrow (TL)$  | AL | —  | —  |      | 42       |
| XCHW A,T                  | 3      | 1 | $(A) \leftrightarrow (T)$  | AL | AH | dH |      | 43       |
| XCHW A,EP                 | 3      | 1 | $(A) \leftrightarrow (EP)$   | _  | -  | dH |      | F7       |
| XCHW A,IX                 | 3      | 1 | $(A) \leftrightarrow (IX)$   | _  | —  | dH |      | F6       |
| XCHW A,SP                 | 3      | 1 | $(A) \leftrightarrow (SP)$   | _  | —  | dH |      | F5       |
| MOVW A,PC                 | 2      | 1 | $(A) \leftarrow (PC)$  | —  | —  | dH |      | F0       |

Note: During byte transfer to A, T ← A is restricted to low bytes.
 Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

| Mnemonic        | ~  | # | Operation  | TL | TH | AH | NZVC    | OP code  |
|-----------------|----|---|--|----|----|----|---------|----------|
| ADDC A,Ri       | 3  | 1 | $(A) \leftarrow (A) + (Ri) + C$                      | -  | _  | _  | ++++    | 28 to 2F |
| ADDC A,#d8      | 2  | 2 | $(A) \leftarrow (A) + d8 + C$                        | _  | _  | _  | ++++    | 24       |
| ADDC A,dir      | 3  | 2 | $(A) \leftarrow (A) + (dir) + C$                     | —  | —  | —  | ++++    | 25       |
| ADDC A,@IX +off | 4  | 2 | $(A) \leftarrow (A) + ((IX) + off) + C$              | _  | —  | —  | ++++    | 26       |
| ADDC A,@EP      | 3  | 1 | $(A) \leftarrow (A) + (\ (EP)\ ) + C$                | —  | —  | —  | ++++    | 27       |
| ADDCW A         | 3  | 1 | $(A) \leftarrow (A) + (T) + C$                       | —  | —  | dH | ++++    | 23       |
| ADDC A          | 2  | 1 | $(AL) \leftarrow (AL) + (TL) + C$                    | —  | —  | —  | ++++    | 22       |
| SUBC A,Ri       | 3  | 1 | $(A) \leftarrow (A) - (Ri) - C$                      | _  | _  | _  | ++++    | 38 to 3F |
| SUBC A,#d8      | 2  | 2 | $(A) \leftarrow (A) - d8 - C$                        | _  | —  | —  | ++++    | 34       |
| SUBC A,dir      | 3  | 2 | $(A) \leftarrow (A) - (dir) - C$                     | _  | —  | —  | ++++    | 35       |
| SUBC A,@IX +off | 4  | 2 | $(A) \leftarrow (A) - ((IX) + off) - C$              | _  | —  | —  | ++++    | 36       |
| SUBC A,@EP      | 3  | 1 | $(A) \leftarrow (A) - (\ (EP)\ ) - C$                | _  | —  | —  | ++++    | 37       |
| SUBCW A         | 3  | 1 | $(A) \leftarrow (T) - (A) - C$                       | _  | -  | dH | + + + + | 33       |
| SUBC A          | 2  | 1 | $(AL) \leftarrow (TL) - (AL) - C$                    | _  | —  | —  | ++++    | 32       |
| INC Ri          | 4  | 1 | (Ri) ← (Ri) + 1                                      | _  | -  | -  | + + + - | C8 to CF |
| INCW EP         | 3  | 1 | $(EP) \leftarrow (EP) + 1$                           | _  | -  | -  |         | C3       |
| INCW IX         | 3  | 1 | $(IX) \leftarrow (IX) + 1$                           | _  | -  | -  |         | C2       |
| INCW A          | 3  | 1 | $(A) \leftarrow (A) + 1$                             | _  | -  | dH | + +     | C0       |
| DEC Ri          | 4  | 1 | (Ri) ← (Ri) – 1                                      | _  | -  | -  | + + + - | D8 to DF |
| DECW EP         | 3  | 1 | $(EP) \leftarrow (EP) - 1$                           | _  | -  | -  |         | D3       |
| DECW IX         | 3  | 1 | $(IX) \leftarrow (IX) - 1$                           | _  | -  | -  |         | D2       |
| DECW A          | 3  | 1 | $(A) \leftarrow (A) - 1$                             | —  | -  | dH | + +     | D0       |
| MULU A          | 19 | 1 | $(A) \leftarrow (AL) \times (TL)$                    | _  | -  | dH |         | 01       |
| DIVU A          | 21 | 1 | $(A) \leftarrow (T) \ / \ (AL), MOD \rightarrow (T)$ | dL | 00 | 00 |         | 11       |
| ANDW A          | 3  | 1 | $(A) \leftarrow (A) \land (T)$                       | _  | -  | dH | + + R – | 63       |
| ORW A           | 3  | 1 | $(A) \leftarrow (A) \lor (T)$                        | _  | -  | dH | + + R – | 73       |
| XORW A          | 3  | 1 | $(A) \leftarrow (A) \forall (T)$                     | —  | -  | dH | + + R – | 53       |
| CMP A           | 2  | 1 | (TL) - (AL)  | —  | -  | -  | ++++    | 12       |
| CMPW A          | 3  | 1 | (T) – (A)  | —  | -  | -  | ++++    | 13       |
| RORC A          | 2  | 1 | ightarrow  m C  ightarrow  m A —                     | -  | -  | -  | ++-+    | 03       |
| ROLC A          | 2  | 1 | $-C \leftarrow A \leftarrow$                         | -  | -  | -  | + + - + | 02       |
| CMP A,#d8       | 2  | 2 | (A) – d8   | _  | _  | _  | ++++    | 14       |
| CMP A,dir       | 3  | 2 | (A) – (dir)  | _  | _  | _  | ++++    | 15       |
| CMP A,@EP       | 3  | 1 | (A) – ( (EP) )                                       | —  | —  | —  | ++++    | 17       |
| CMP A,@IX +off  | 4  | 2 | (A) - ((IX) + off)                                   | _  | -  | -  | ++++    | 16       |
| CMP A,Ri        | 3  | 1 | (A) – (Ri)   | _  | -  | -  | + + + + | 18 to 1F |
| DAA             | 2  | 1 | Decimal adjust for addition                          | _  | -  | -  | + + + + | 84       |
| DAS             | 2  | 1 | Decimal adjust for subtraction                       | _  | -  | -  | ++++    | 94       |
| XOR A           | 2  | 1 | $(A) \leftarrow (AL) \forall (TL)$                   | _  | —  | —  | + + R – | 52       |
| XOR A,#d8       | 2  | 2 | $(A) \leftarrow (AL) \forall d8$                     | -  | —  | —  | + + R – | 54       |
| XOR A,dir       | 3  | 2 | $(A) \leftarrow (AL) \forall (dir)$                  | -  | —  | —  | + + R – | 55       |
| XOR A,@EP       | 3  | 1 | $(A) \leftarrow (AL) \forall ((EP))$                 | _  | —  | -  | + + R – | 57       |
| XOR A,@IX +off  | 4  | 2 | $(A) \leftarrow (AL) \forall ((IX) + off)$           | -  | —  | —  | + + R – | 56       |
| XOR A,Ri        | 3  | 1 | $(A) \leftarrow (AL) \forall (Ri)$                   | -  | —  | —  | + + R – | 58 to 5F |
| AND A           | 2  | 1 | $(A) \leftarrow (AL) \land (TL)$                     | _  | —  | —  | + + R – | 62       |
| AND A,#d8       | 2  | 2 | $(A) \leftarrow (AL) \land d8$                       | -  | —  | —  | + + R – | 64       |
| AND A,dir       | 3  | 2 | $(A) \leftarrow (AL) \land (dir)$                    | -  | —  | —  | + + R – | 65       |

 Table 3
 Arithmetic Operation Instructions (62 instructions)

| $\sim$ |   |      |
|--------|---|------|
| 11:0   | ntinu                                   | (nai |
| 100    | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | ieu) |

| Mnemonic         | * | # | Operation                                | TL | TH | AH | NZVC    | OP code  |
|------------------|---|---|--|----|----|----|---------|----------|
| AND A,@EP        | 3 | 1 | $(A) \leftarrow (AL) \land ((EP))$       | _  | _  | _  | + + R – | 67       |
| AND A,@IX +off   | 4 | 2 | $(A) \leftarrow (AL) \land ((IX) + off)$ | _  | _  | _  | + + R – | 66       |
| AND A,Ri         | 3 | 1 | $(A) \leftarrow (AL) \land (Ri)$         | _  | _  | _  | + + R – | 68 to 6F |
| OR A             | 2 | 1 | $(A) \leftarrow (AL) \lor (TL)$          | _  | _  | _  | + + R – | 72       |
| OR A,#d8         | 2 | 2 | $(A) \leftarrow (AL) \lor d8$            | _  | _  | _  | + + R – | 74       |
| OR A,dir         | 3 | 2 | $(A) \leftarrow (AL) \lor (dir)$         | _  | _  | _  | + + R – | 75       |
| OR A,@EP         | 3 | 1 | $(A) \leftarrow (AL) \lor ((EP))$        | _  | _  | _  | + + R – | 77       |
| OR A,@IX +off    | 4 | 2 | $(A) \leftarrow (AL) \lor ((IX) + off)$  | _  | _  | _  | + + R – | 76       |
| OR A,Ri          | 3 | 1 | $(A) \leftarrow (AL) \lor (Ri)$          | _  | _  | _  | + + R – | 78 to 7F |
| CMP dir,#d8      | 5 | 3 | (dir) - d8                               | _  | _  | _  | ++++    | 95       |
| CMP @EP,#d8      | 4 | 2 | ( (ÉP) ) – d8                            | _  | _  | _  | ++++    | 97       |
| CMP @IX +off,#d8 | 5 | 3 | ( (IX) + off) – d8                       | _  | _  | _  | ++++    | 96       |
| CMP Ri,#d8       | 4 | 2 | (Ri) – d8                                | _  | _  | _  | ++++    | 98 to 9F |
| INCW SP          | 3 | 1 | (SP) ← (ŚP) + 1                          | _  | _  | _  |         | C1       |
| DECW SP          | 3 | 1 | $(SP) \leftarrow (SP) - 1$               | -  | -  | -  |         | D1       |

| Table 4 Branch | Instructions (17 | 'instructions) |
|----------------|------------------|----------------|
|----------------|------------------|----------------|

| Mnemonic       | ~ | # | Operation  | TL | ТН | AH | NZVC    | OP code  |
|----------------|---|---|--|----|----|----|---------|----------|
| BZ/BEQ rel     | 3 | 2 | If Z = 1 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | FD       |
| BNZ/BNE rel    | 3 | 2 | If $Z = 0$ then PC $\leftarrow$ PC + rel           | _  | _  | _  |         | FC       |
| BC/BLO rel     | 3 | 2 | If C = 1 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | F9       |
| BNC/BHS rel    | 3 | 2 | If C = 0 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | F8       |
| BN rel         | 3 | 2 | If N = 1 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | FB       |
| BP rel         | 3 | 2 | If N = 0 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | FA       |
| BLT rel        | 3 | 2 | If $V \forall N = 1$ then $PC \leftarrow PC + rel$ | _  | _  | _  |         | FF       |
| BGE rel        | 3 | 2 | If $V \forall N = 0$ then $PC \leftarrow PC + rel$ | _  | _  | _  |         | FE       |
| BBC dir: b,rel | 5 | 3 | If (dir: b) = 0 then $PC \leftarrow PC + rel$      | _  | _  | _  | -+      | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then PC $\leftarrow$ PC + rel      | _  | _  | _  | -+      | B8 to BF |
| JMP @A         | 2 | 1 | $(PC) \leftarrow (A)$                              | _  | _  | _  |         | E0       |
| JMP ext        | 3 | 3 | $(PC) \leftarrow ext$                              | _  | _  | _  |         | 21       |
| CALLV #vct     | 6 | 1 | Vector call  | _  | _  | _  |         | E8 to EF |
| CALL ext       | 6 | 3 | Subroutine call                                    | _  | _  | _  |         | 31       |
| XCHW A,PC      | 3 | 1 | $(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$     | _  | _  | dH |         | F4       |
| RET            | 4 | 1 | Return from subrountine                            | _  | —  | _  |         | 20       |
| RETI           | 6 | 1 | Return form interrupt                              | -  | -  | -  | Restore | 30       |

| Table 5 | Other | Instructions | (9 | instructions | ) |
|---------|-------|--------------|----|--------------|---|
|---------|-------|--------------|----|--------------|---|

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|----------|---|---|-----------|----|----|----|------|---------|
| PUSHW A  | 4 | 1 |           | _  | _  | _  |      | 40      |
| POPW A   | 4 | 1 |           | _  | _  | dH |      | 50      |
| PUSHW IX | 4 | 1 |           | _  | _  | _  |      | 41      |
| POPW IX  | 4 | 1 |           | _  | _  | _  |      | 51      |
| NOP      | 1 | 1 |           | _  | _  | _  |      | 00      |
| CLRC     | 1 | 1 |           | _  | _  | _  | R    | 81      |
| SETC     | 1 | 1 |           | _  | _  | _  | S    | 91      |
| CLRI     | 1 | 1 |           | _  | _  | _  |      | 80      |
| SETI     | 1 | 1 |           | —  | _  | —  |      | 90      |

### ■ INSTRUCTION MAP

### ■ MASK OPTIONS

| No. | Part number   | MB89121<br>MB89123A<br>MB89125A  | MB89P131<br>MB89P133A   | MB89P135A                 | MB89PV130A   |
|-----|---|----------------------------------|---|---------------------------|--|
|     | Specifying procedure  | Specify when ordering<br>masking |   | Set with EPROM programmer | Specification<br>impossible                            |
| 1   | Pull-up resistors<br>• P00 to P07, P10 to P17,<br>• P30 to P37, P40 to P43  | Selectable by pin                | Selectable by pin<br>(P40 to P43 must be set to without<br>a pull-up resistor.) |                           | All pins fixed to<br>no pull-up resis-<br>tor optional |
| 2   | Power-on reset<br>Power-on reset provided<br>No power-on reset  | Selectable                       | Selectable  | Selectable                | With power-on reset                                    |
| 3   | Selection of oscillation stabiliza-<br>tion wait time<br>• The oscillation stabilization wait<br>time initial value is selectable<br>from 4 types given below.<br>0 : Oscillation stabilization 2 <sup>1</sup> /F <sub>CH</sub><br>1 : Oscillation stabilization 2 <sup>16</sup> /F <sub>CH</sub><br>2 : Oscillation stabilization 2 <sup>16</sup> /F <sub>CH</sub><br>3 : Oscillation stabilization 2 <sup>18</sup> /F <sub>CH</sub> | Selectable                       | Selectable Selectable   |                           | Oscillation sta-<br>bilization<br>2 <sup>18</sup> /Fсн |
| 4   | Reset pin output<br>• Reset output provided<br>• No reset output  | Selectable                       | Selectable  | Selectable                | With reset out-<br>put                                 |
| 5   | Clock mode selection<br>• Single-clock mode<br>• Dual-clock mode  | Selectable                       | Selectable  | Selectable                | Dual-clock<br>mode                                     |
| 6   | Main clock oscillation circuit type<br>• External clock input<br>• Oscillation resonator  | Selectable                       | Not required*1  |                           |  |
| 7   | Peripheral control clock<br>output function <sup>*2</sup><br>• Not used<br>• Used   | Selectable                       | Not required*3  |                           |  |

\*1 : Both external clock and oscillation resonator is usable on the one-time product.

\*2 : "Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

\*3 : The peripheral control clock function can be used only by software.


### ■ MB89P131/P133A STANDARD OPTIONS

| No. | Product option                              | MB89P131-101                                      | MB89P133A-201                                     |  |
|-----|---|---|---|--|
| 1   | Pull-up resistor                            | Not provided for any port                         | Not provided for any port                         |  |
| 2   | Power-on reset                              | Provided  | Provided  |  |
| 3   | Selection of oscillation stabilization time | 2: Oscillation stabilization 2 <sup>16</sup> /Fсн | 2: Oscillation stabilization 2 <sup>16</sup> /Fсн |  |
| 4   | Reset pin output                            | Provided  | Provided  |  |
| 5   | Clock mode selection                        | Dual-clock mode                                   | Dual-clock mode                                   |  |

### ORDERING INFORMATION

| Part number   | Package                              | Remarks |
|---|--------------------------------------|---------|
| MB89121PFM<br>MB89123APFM<br>MB89125APFM            | 48-pin Plastic QFP                   |         |
| MB89P131PFM-101<br>MB89P133APFM-201<br>MB89P135APFM | (FPT-48P-M13)                        |         |
| MB89PV130ACF-ES                                     | 48-pin Ceramic MQFP<br>(MQP-48C-P01) |         |

### PACKAGE DIMENSION



## FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0008 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.