DS04-27203-5E

ASSP

SWITCHING REGULATOR CONTROLLER

MB3778


■ DESCRIPTION

The MB3778 is a dual switching regulator control IC. It has a basic circuit that controls PWM system switching regulator power for two channels. Complete synchronization is achieved by using the same oscillator output. This IC can accept any two of the following types of output voltage: step-down, step-up, or voltage inversion (inverting voltage can be output to only one circuit). The MB3778's low power consumption makes it ideal for use in portable equipment.


■ FEATURES

- Wide input voltage range: 3.6V to 18V
- Low current consumption: 1.7mA typ. at operation, 10µA max. at stand-by
- Wide oscillation frequency range: 1kHz to 500kHz
- On-chip timer latched short-circuit sensing circuit
- Under-voltage lockout for low Vcc conditions
- On-chip 2.46V reference voltage circuit: 1.23V output can be obtained from R_T terminal
- Variable dead-time provides control over total range
- On-ship stand-by function: power on/off function

■ PACKAGES



■ PIN ASSIGNMENT



■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

 $(T_A = 25^{\circ}C)$

Parameter	Symbol	Condition	Rating	Unit				
Power Supply Voltage	Vcc		20	V				
Error Amp. Input Voltage	Vin		-0.3 to +10	V				
Control Input Voltage	Vctl	_	-0.3 to +20	V				
Collector Output Voltage	Vout	_	20	V				
Collector Output Current	Іоит		75	mA				
Dower Dissipation	Po	T _A ≤ 25°C (SOP)	*620	mW				
Power Dissipation	PD	T _A ≤ 25°C (DIP)	1000	mW mW				
Operating Temperature	Тор		-30 to +85	°C				
Storage Temperature	Tstg		-55 to +125	°C				


^{* :} The packages are mounted on the epoxy board (4cm \times 4cm \times 1.5mm)

Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PIN/ASSIGNMENT

No.	Pin	Function
1	Ст	Oscillator timing capacitor pin (150 to 15,000pF).
2	R⊤	Oscillator timing resistor pin (5.1 to $100k\Omega$). $V_{REF} \times 1/2$ is also available at this pin for error amplifier reference input.
3	+IN1	Non-inverted input error amplifier 1.
4	-IN1	Inverted input error amplifier 1.
5	FB1	Output pin error amplifier 1. A resistor and a capacitor are connected between this terminal and the –IN1 terminal to adjust gain and frequency.
6	DTC1	OUT1 dead-time control. Dead-time control is adjusted by an external resistive divider connected to the V _{REF} pin. A capacitor connected between this terminal and GND enables soft-start operation.
7	OUT1	Open collector output. Output transistor has common ground independent of signal ground. This output can source or sink up to 50mA.
8	E/GND	Ground.
9	Vcc	Power (3.6 to 18V)
10	OUT2	Open collector output. Output transistor has common ground independent of signal ground. This output can source or sink up to 50mA.
11	DTC2	Sets the dead-time of OUT2. The use of this terminal is the same as that of DTC1.
12	FB2	Output terminal of error amplifier 2. Sets the gain and adjusts the frequency when a resistor and a capacitor are connected between this terminal and the $-IN2$ terminal. Voltage of $V_{\text{REF}} \times 1/2$ is internally connected to the non-inverting input of error amplifier 2. Use error amplifier 2 for positive voltage output.
13	-IN2	Inverting input terminal of error amplifier 2.
14	CTL	Power control terminal. The IC is put in the stand-by state when this terminal is pulled "Low". Current consumption is 10µA or lower in the stand by state. The input can be driven by TTL or CMOS.
15	SCP	Connects the time constant setting capacitor of the timer latch short-circuit protection circuit. Connect a capacitor between this pin and GND. For details, see "How to set time constant for timer latch short-circuit protective circuit".
16	VREF	2.46V reference voltage output terminal which can source up to 1mA. This pin is used to set the reference input and idle period of the error amplifiers.

■ BLOCK DIAGRAM



■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit			
Farameter	Зушьог	Symbol Min.		Max.	Offic	
Power Supply Voltage	Vcc	3.6	6.0	18	V	
Error Amp. Input Voltage	VIN	1.05		1.45	V	
Control Input Voltage	Vctl	0		18	V	
Collector Output Voltage	Vouт			18	V	
Collector Output Current	Іоит	0.3		50	mA	
Timing Capacitor	Ст	150		15000	pF	
Timing Resistor	R⊤	5.1		100	kΩ	
Oscillator Frequency	fosc	1		500	kHz	
Operating Temperature	Тор	-30	25	85	°C	

■ OPERATION DESCRIPTION

1. Reference voltage circuit

The reference voltage circuit generates a temperature-compensated reference voltage (= 2.46V) from Vcc (pin 9). The reference voltage is used for internal circuit.

The reference is obtained from the VREF terminal (pin 16).

2. Triangular wave oscillator

Triangular waveforms can be generated at any frequency by connecting a timing capacitor and resistor to the C_T terminal (pin 1) and to the R terminal (pin 2).

The amplitude of this waveform is from 1.3V to 1.9V. These waveforms are connected to the non-inverting inputs of the PWM comparator and can be output through the C_T terminal.

3. Error amplifiers (Error Amp.)

The error amplifier detects the output voltage of the switching regulator and outputs PWM control signals.

The in-phase input voltage range is from 1.05V to 1.45V.

The reference voltage obtained by dividing the reference voltage output (recommended value: $V_{REF}/2$) or the R_T pin voltage (1.23V) is supplied to the non-inverting input.

The VREF/2 voltage is internally connected to non-inverting input of the other error amplifier.

Any loop gain can be chosen by connecting the feedback resistor and capacitor to the inverting input terminal from the output terminal of the error amplifier.

Stable phase compensation is possible.

4. Timer latch short circuit protection circuit

This circuit detects the output levels of each error amplifier. If the output level of one or both of the error amplifiers is 2.1V or higher, the timer circuit begins charging the externally connected protection enable-capacitor. If the output level of the error amplifier does not drop below the normal voltage range before the capacitor voltage reaches the transistor base-emitter voltage, V_{BE} (\rightleftharpoons 0.65V), the latch circuit turns the output drive transistor off

and sets the idle period to 100%.

5. Under voltage Lock-out circuit

The transition state at power-on or a momentary power fluctuation may cause the control IC to malfunction, which may adversely affect or even destory the system. The under voltage lockout circuit monitors Vcc with reference to the internal reference voltage and resets the latch circuit to turn the output drive transistor off. The idle period is set to 100%. It also pulls the protection enable terminal (pin 15) "Low".

6. PWM comparator unit

Each PWM comparator has one inverting input and two non-inverting inputs. This voltage-to-pulse-width converter controls the output pulse width according to the input voltage.

The PWM comparator turns the output drive transistor on while triangular waveforms from the oscillator are lower than the error amplifier output and the dead time control terminal voltage.

7. Output drive transistor

The output drive transistors have open collector outputs with common source supply and common grounds independent of Vcc and signal ground. The output drive transistors can sink or source up to 50mA.

8. Power control unit

The power control terminal (pin 14) controls power on/off modes (the power supply current in stand-by mode is 10µA or lower).

■ ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C, V_{CC} = 6V)$


Dovomatar	2 1111	Symbol		Value		- Unit
Parameter	Condition	Symbol	Min.	Тур.	Max.	
Reference Section	•				•	•
Output Voltage	Ior = -1mA	V _{REF}	2.41	2.46	2.51	V
Output Temp. Stability	$T_A = -30$ °C to +85°C	VRTC	-2	±0.2	2	%
Input Stability	Vcc = 3.6V to 18V	Line		2	10	mV
Load Stability	$I_{OR} = -0.1$ mA to -1 mA	Load		1	7.5	mV
Short Circuit Output Current	VREF = 0V	los	-30	-10	-3	mA
Under Voltage Lockout Protection	n Section					
Throphold Voltage	Ior = -0.1mA	V _t H		2.72		V
Threshold Voltage	Ior = -0.1mA	VtL		2.60		V
Hysteresis Width	Ior = -0.1mA	VHYS	80	120		mA
Reset Voltage (Vcc)	_	VR	1.5	1.9		V
Protection Circuit Section		•				
Input Thresold Voltage	_	V _{tPC}	0.60	0.65	0.7	V
Input Stand by Voltage	No pull up	VstB		50	100	mV
Input Latch Voltage	No pull up	Vin		50	100	mV
Input Source Current	_	Іьрс	-1.4	-1.0	-0.6	μΑ
Comparator Threshold Voltage	Pin 5, Pin 12	V_{tC}		2.1		V
Triangular Waveform Oscillator S	ection					
Oscillator Frequency	$C_T = 330 pF, R_T = 15 k\Omega$	fosc	160	200	240	kHz
Frequency Deviation	$C_T = 330 pF, R_T = 15 k\Omega$	f _{dev}		±5		%
Frequency Stability (Vcc)	Vcc = 3.6V to 18V	f _{dV}		±1		%
Frequency Stability (T _A)	$T_A = -30$ °C to +85°C	f _d т	-4		+4	%
Dead-Time Control Section	•				•	•
Input Threshold Voltage	Duty Cycle = 0%	V _{t0}		1.9	2.25	V
(fosc = 10kHz)	Duty Cycle = 100%	V _{t100}	1.05	1.3		V
On Duty Cycle	V _{dt} = V _R /1.45V	Dtr	55	65	75	%
Input Bias Current	_	lbd		0.2	1	μΑ
Latch Mode Sink Current	V _{dt} = 2.5V	I _{dt}	150	500		μΑ
Latch Input Voltage	$I_{dt} = 100 \mu A$	V _{dt}			0.3	V

■ ELECTRICAL CHARACTERISTICS (Continued)


 $(T_A = 25^{\circ}C, V_{CC} = 6V)$

D		0	Value			
Parameter	Condition Symbol		Min.	Тур.	Max.	Unit
Error Amp. Section	L					l
Input Offset Voltage	Vo = 1.6V	Vio	-6		6	mV
Input Offset Current	Vo = 1.6V	lio	-100		100	nA
Input Bias Current	Vo = 1.6V	Ів	-500	-100		nA
Common Mode Input Voltage Range	V _{CC} = 3.6V to 18V	V _{ICR}	1.05		1.45	V
Voltage Gain	$R_{NF} = 200k\Omega$	Av	70	80		dB
Frequency Badn Width	$A_V = 0dB$	BW		1.0		MHz
Common Mode Rejection Ratio	_	CMRR	60	80		dB
Max. Output Voltage Width	_	V _{OM+}	V _{REF} -0.3			V
		V _{OM} -		0.7	0.9	V
Output Sink Current	Vo = 1.6	Іом+		1.0		mA
Output Source Current	Vo = 1.6	Іом-		-60		μΑ
PWM Comparator Section				•	•	
Input Threshold Voltage	Duty Cycle = 0%	Vto		1.9	2.25	V
(fosc = 10kHz)	Duty Cycle = 100%	V _{t100}	1.05	1.3		V
Input Sink Current	Pin 5, Pin 12 = 1.6V	I _{IN+}		1.0		mA
Input Source Current	Pin 5, Pin 12 = 1.6V	l _{IN} -		-60		μΑ
Control Section		•				1
Input Off Condition	_	Voff			0.7	V
Input On Condition		Von	2.1			V
Control Terminal Current	Vctl = 10V	Ість		200	400	μΑ
Output Section		•				1
Output Leak Current	Vo = 18V	Leak			10	μA
Output Saturation Voltage	lo = 50mA	Vsat		1.1	1.4	V
All Device Section		•		•		
Stand by Current	Vctl = 0V	Iccs			10	μΑ
Average Supply Current	Vctl = Vcc, No Output Load	Icca		1.7	2.4	mA


■ TEST CIRCUIT




■ TIMING CHART (Internal Waveform)




■ APPLICATION CIRCUIT





■ APPLICATION CIRCUIT (Continued)





■ HOW TO SET THE OUTPUT VOLTAGE

The output voltage is set using the connections shown in Fig. 7 and 8.

The error amplifiers power is supplied by the reference voltage circuit as are the other internal circuits. The inphase voltage range is from 1.05V to 1.45V.

Set 1.23V (VREF/2) to the reference input voltage that is connected to either inverting or non-inverting input terminals.





■ HOW TO SET TIME CONSTANT FOR TIMER LATCH SHORT-CIRCUIT PROTECTION CIRCUIT

Fig. 9 shows the configuration of the protection latch circuit.

Each error amplifier outputs is connected to the inverting inputs of the short-circuit protection comparator and are compared with the reference voltage (2.1V) connected to the non-inverting input.

When the load condition of the switching regulator is stable, the error amplifier has no output fluctuation. Thus, short-circuit protection control is also kept in balance, and the protection enable terminal (pin 15) voltage is held at about 50mV.

If the load changes drastically due to a load short-circuit and if the inverting inputs of the short-circuit protection comparator go above 2.1V, the short-circuit protection comparator output goes "Low" to turn off transistor Q_1 . The protection enable terminal voltage is discharged, and then the short-circuit protection comparator charges the protection enable capacitor C_{PE} according to the following formula:

$$V_{PE} = 50mV + t_{PE} \times 10^{-6}/C_{PE}$$

$$0.65 = 50mV + t_{PE} \times 10^{-6}/C_{PE}$$


$$C_{PE} = t_{PE}/0.6 \; (\mu F)$$

When the protection enable capacitor charges to about 0.65V, the protection latch is set to enable the under voltage lockout circuit and the output drive transistor is turned off. The idle period is also set to 100%.

Once the under voltage lockout circuit is enabled, the protection enable is released; however, the protection latch is not reset if the power is not turned off.


The non-inverting inputs of the D.T.C. comparator (pin 6 or 11) are compared to the reference voltage (about 1.8V) connected to the non-inverting input.

To prevent malfunction of the short-circuit protection-circuit under soft-start operation the D.T.C. comparator outputs a "High" level until the D.T.C. terminal voltage reaches about 1.1V, and then closes the protection enable terminal by turning transistor Q_2 on.





■ SYNCHRONIZATION OF ICs


To synchronize MB3778 ICs, the specified capacitor and resistor are connected to the C_T and R_T terminals of the master IC. The R_T terminals (pin 2) of the slave ICs are connected to the V_{REF} terminal (pin 16) to disable the charge/discharge circuit for triangular wave oscillation. The C_T terminals of the master and slave ICs are connected together.





■ TYPICAL PERFORMANCE CHARACTERISTICS



















■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)





■ APPLICATION

1. Equivalent series resistance and stability of smoothing capacitor

The equivalent series resistance (ESR) of the smoothing capacitor in the DC/DC converter greatly affects the loop phase characteristic.


A smoothing capacitor with a high ESR improves system stability because the phase is advanced into the high-frequency range of an ideal capacitor (see Fig. 29 and 30). A smoothing capacitor with a low ESR reduces system stability. Use care when using low ESR electrolytic capacitors (OS capacitors) and tantalum capacitors.







Reference data

In an aluminum electrolytic smoothing capacitor ($Rc \cong 1.0\Omega$) is replaced with a low ESR electrolytic capacitor (OS capacitor: $Rc \cong 0.2\Omega$), the phase margin is reduced by half (see Fig. 32 and 33).






■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9803

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.