DS04-13511-2E

# Linear IC Converter

**CMOS** 

# D/A Converter for Digital Tuning

(12-channel, 8-bit, on-chip OP amp, low-voltage)

# MB88346L

#### ■ DESCRIPITON

The Fujitsu MB88346L is an 8-bit D/A converter capable of low-voltage operation, and designed with a built-in amp on each of its 12 analog output lines for large-current drive capability.

The use of serial data input means that only three control lines are required, and enables cascade connection of multiple MB88346L chips.


The MB88346L is suitable for applications such as electronic volume controls and replacement of semi-fixed resistors in tuning systems.

In addition, the MB88346L is both function-compatible and pin-compatible with the MB88346B now in use, allowing easy substitution of the MB88346L for reduced supply voltage.


#### **■ FEATURES**

- Low voltage operation (Vcc/Vpd: 2.7 to 3.6 V)
- Ultra-low power consumption (0.5 mW/ch at Vcc = 3 V)
- Ultra-compact space-saving package lineup (SSOP-20)
- Contains 12-channel R-2R type 8-bit D/A converter
- On-chip analog output amps (sink current max. 1.0 mA, source current max. 1.0 mA)
- Analog output range from 0 to Vcc
- Two separate power supply/ground lines for MCU interface block/operational amplifier output buffer block and D/A converter block
- Serial data input, maximum operating speed 2.5 MHz
- (maximum operating speed in cascade connection is 1.5 MHz)
- CMOS process
- Package lineup includes DIP 20-pin, SOP 20-pin, SSOP 20-pin.

#### **■ PACKAGES**




#### **■ PIN ASSIGNMENT**



### **■ PIN DESCRIPTION**

Pin No.	Symbol	I/O	Function
17	DI	I	Serial address/data input to the internal 12-bit shift register: The address/data format is that upper 4 bits (D11 to D8) indicate an address and lower 8 bits (D7 to D0) indicate data. The D11 (MSB) is the first-in bit and D0 (LSB) is the last-in bit.
14	DO	0	Outputs MSB bit data from 12-bit shift register.
16	CLK	I	Shift clock input to the internal 12-bit shift register: At the rising edge of CLK data on the DI pin is shifted into the LSB of the shift register and contents of the shift register are shifted right (to the MSB).
15	LD	I	Load strobe input for a 12-bit address/data: A high level on the LD pin latches a 4-bit address (upper 4 bits: D11 to D8) of the internal 12-bit shift register into the internal address decoder, and writes 8-bit data (lower 8 bits: D7 to D0) of the shift register into an internal data latch selected by the latched address.
18 19 2 3 4 5 6 7 8 9 12 13	AO1 AO2 AO3 AO4 AO5 AO6 AO7 AO8 AO9 AO10 AO11	0	8-bit D/A output pins with OP amps.
11	Vcc		MCU interface and OP amp power supply pin.
20	GND	_	MCU interface and OP amp ground pin.
10	VDD	_	D/A converter power supply pin.
1	Vss	_	D/A converter ground pin.

#### **■ BLOCK DIAGRAM**




#### **■ DATA CONFIGURATION**

The MB88346L has a 12-bit shift register for chip control functions. The 12-bit shift register must be used to set up data in the configuration shown below.

The data configuration has a total of 12 bits, four for address selection and eight for D/A data output.

#### 1. Shift Register Control Data Configuration



#### 2. D/A Converter Control Signals

D0	D1	D2	D3	D4	D5	D6	D7	D/A data output
0	0	0	0	0	0	0	0	≅ Vss
1	0	0	0	0	0	0	0	≅ VLB+ VSS
0	1	0	0	0	0	0	0	≅ VLB × 2 + Vss
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
0	1	1	1	1	1	1	1	≅ V <sub>LB</sub> × 254 + V <sub>SS</sub>
1	1	1	1	1	1	1	1	≅ Vdd


VLB = (VDD - VSS)/255

### 3. Address Selection Signals


D8	D9	D10	D11	Address selection
0	0	0	0	Don't Care
0	0	0	1	AO <sub>1</sub> selection
0	0	1	0	AO <sub>2</sub> selection
0	0	1	1	AO <sub>3</sub> selection
0	1	0	0	AO <sub>4</sub> selection
0	1	0	1	AO₅ selection
0	1	1	0	AO <sub>6</sub> selection
0	1	1	1	AO7 selection
1	0	0	0	AO <sub>8</sub> selection
1	0	0	1	AO <sub>9</sub> selection
1	0	1	0	AO <sub>10</sub> selection
1	0	1	1	AO <sub>11</sub> selection
1	1	0	0	AO <sub>12</sub> selection
1	1	0	1	Don't Care
1	1	1	0	Don't Care
1	1	1	1	Don't Care

#### **■** OPERATING DESCRIPTION

### 1. Timing Chart for Data Condition Setup



### 2. Analog Output Voltage Range



#### ■ ABSOLUTE MAXIMUM RATINGS

Prameter	Symbol	Condition	Rat	Unit	
Frameter	Symbol	Condition	Min.	Max.	Ollit
Power supply voltage	Vcc		-0.3	+7.0	V
Power supply voltage	V <sub>DD</sub> *	GND used as reference,	-0.3	+7.0	V
Input voltage	Vin	Ta = 25°C	-0.3	Vcc + 0.3	V
Output voltage	Vouт		-0.3	Vcc + 0.3	V
Power consumption	PD	_	_	250	mW
Operating temperature	Та	_	-20	+85	°C
Storage temperature	Tstg	_	<b>-</b> 55	+150	°C

<sup>\*:</sup> Vcc ≥Vdd

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Prameter	Symbol	Condition		Unit			
Frameter	Syllibol	Condition	Min.	Тур.	Max.	0	
Power supply voltage 1	Vcc	_	2.7	_	3.6	V	
Power supply voltage 1	GND	_	_	0	_	V	
Power supply voltage 2	VDD	V <sub>DD</sub> – V <sub>SS</sub> ≥ 2.0 V	2.0	_	Vcc	V	
Power supply voltage 2	Vss	VDD - VSS ≥ 2.0 V	GND	_	Vcc - 2.0	V	
Analog output source current	IAL	Vcc = 3.0 V	_	_	1.0	mA	
Analog output sink current	Іан	Vcc = 3.0 V	_	_	1.0	mA	
Oscillator limiting output capacity	Cal	_	_	_	0.1	μF	
Digital data value range	_	_	#00	_	#FF	_	
Operating temperature	Та	_	-20	_	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. DC Characteristics

#### (1) Digital Block

(VDD, VCC = +2.7 V to 3.6 V (VCC  $\geq$  VDD), GND = Vss = 0 V, Ta = -20°C to +85°C)

Prameter	Symbol	Pin	Condition		Unit		
Prameter	Symbol		Condition	Min.	Тур.	Max.	Offic
Power supply voltage	Vcc		_	2.7	3.0	3.6	V
Power supply current 1	Icc	Vcc	Stationary (CLK signal stopped), no load	_	1.2	3.0	mA
Input leak current	lilk	a =.	Vin = 0 to Vcc	-10	_	10	μΑ
L level input voltage	VIL	CLK, DI, LD	_	_		0.2 Vcc	V
H level input voltage	ViH		_	0.8 Vcc	_	_	V
L level output voltage	Vol	DO	IOL = 2.5 mA	_		0.4	V
H level output voltage	Vон		Іон = -400 μА	Vcc - 0.4	_	_	V

#### (2) Analog Block 1


(VDD, VCC = +2.7 V to 3.6 V (VCC  $\geq$  VDD), GND = Vss = 0 V, Ta =  $-20^{\circ}$ C to  $+85^{\circ}$ C)

Prameter	Symbol	Pin	Condition	Value			Unit
Frameter	Syllibol	FIII	Condition	Min.	Тур.	Max.	01111
Power consumption	loo	Vdd	Maximum setting value from #00 to #FF	_	0.6	1.5	mA
Analog voltage	VDD	VDD	Vpp - Vss > 2.0	2.0	_	Vcc	V
Alialog voltage	Vss	Vss	VDD - VSS ≥ 2.0	GND	_	Vcc - 2.0	V
Resolution	Res		_	_	8	_	bits
Monotonic increase	Rem	AO <sub>1</sub> to	V <sub>DD</sub> ≤ V <sub>CC</sub> − 0.1 V, V <sub>SS</sub> ≥ 0.1 V, no load	_	8	_	bits
Nonlinearity error	LE	AO <sub>12</sub>		-1.5	_	1.5	LSB
Differential linearity error	DLE			-1.0	_	1.0	LSB

Nonlinearity error:

Deviation (error) in input/output curves with respect to an ideal straight line connecting output voltage at "00" and output voltage at "FF."

Differential linearity error: Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.



### (3) Analog Block 2


(VDD, VCC = +2.7 V to 3.6 V (VCC  $\geq$  VDD), GND = Vss = 0 V, Ta =  $-20^{\circ}$ C to  $+85^{\circ}$ C)

Dromotor			7 V to 3.6 V (Vcc ≥ Vdd	Value			
Prameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
Output minimum voltage 1	VAOL1		$\begin{aligned} \text{VDD} &= \text{Vcc} = 3.0 \text{ V,} \\ \text{Vss} &= \text{GND} = 0.0 \text{ V,} \\ \text{IAL} &= 0  \mu\text{A} \\ \text{Digital data} &= \#00 \end{aligned}$	Vss	_	Vss + 0.1	V
Output minimum voltage 2	VAOL2		$\label{eq:decomposition} \begin{array}{l} \text{VDD} = \text{Vcc} = 3.0 \text{ V,} \\ \text{Vss} = \text{GND} = 0.0 \text{ V,} \\ \text{IAL} = 500 \ \mu\text{A} \\ \text{Digital data} = \#00 \end{array}$	Vss - 0.2	Vss	Vss + 0.2	V
Output minimum voltage 3	VAOL3		$\label{eq:decomposition} \begin{array}{l} \text{VDD} = \text{VCC} = 3.0 \text{ V,} \\ \text{Vss} = \text{GND} = 0.0 \text{ V,} \\ \text{IAH} = 500 \ \mu\text{A} \\ \text{Digital data} = \#00 \end{array}$	Vss	_	Vss + 0.2	V
Output minimum voltage 4	VAOL4	AO1 to AO12	VDD = VCC = 3.0 V, Vss = GND = 0.0 V, IAL = 1.0 mA Digital data = #00	Vss - 0.3	Vss	Vss + 0.3	V
Output minimum voltage 5	VAOL5		VDD = VCC = 3.0 V, Vss = GND = 0.0 V IAH = 1.0 mA Digital data = #00	Vss	_	Vss + 0.3	V
Output maximum voltage 1	Va0H1		$\begin{aligned} &\text{VDD} = \text{Vcc} = 3.0 \text{ V,} \\ &\text{Vss} = \text{GND} = 0.0 \text{ V,} \\ &\text{IAL} = 0  \mu\text{A} \\ &\text{Digital data} = \#\text{FF} \end{aligned}$	VDD - 0.1	_	VDD	V
Output maximum voltage 2	Vaoh2		$\begin{aligned} &\text{VDD} = \text{Vcc} = 3.0 \text{ V,} \\ &\text{Vss} = \text{GND} = 0.0 \text{ V,} \\ &\text{IAL} = 500  \mu\text{A} \\ &\text{Digital data} = \#\text{FF} \end{aligned}$	V <sub>DD</sub> - 0.2	_	VDD	V
Output maximum voltage 3	Vаонз		$\begin{array}{l} \text{VDD} = \text{Vcc} = 3.0 \text{ V,} \\ \text{Vss} = \text{GND} = 0.0 \text{ V,} \\ \text{IAH} = 500  \mu\text{A} \\ \text{Digital data} = \#\text{FF} \end{array}$	V <sub>DD</sub> - 0.2	Vdd	VDD + 0.2	V
Output maximum voltage 4	Vaoh4		VDD = VCC = 3.0 V, Vss = GND = 0.0 V, IAL = 1.0 mA Digital data = #FF	V <sub>DD</sub> - 0.3	_	VDD	V
Output maximum voltage 5	Vaoh5		VDD = VCC = 3.0 V, Vss = GND = 0.0 V, IAH = 1.0 mA Digital data = #FF	VDD - 0.3	Vdd	VDD + 0.3	V


#### 2. AC Characteristics

(VDD, VCC = +2.7 V to 3.6 V (VCC  $\geq$  VDD), GND = Vss = 0 V, Ta = -20°C to +85°C)


Prameter	Symbol	Condition	Va	Unit	
Frameter	Symbol	Condition	Min.	Max.	Onit
Clock L level pulse width	tckl	_	200	_	ns
Clock H level pulse width	tскн	_	200	_	ns
Clock rise time Clock fall time	tcr tcf	_	_	200	ns
Data setup time	tdch	_	30	_	ns
Data hold time	tchd	_	60	_	ns
Load setup time	tchl	_	200	_	ns
Load hold time	tldc	_	100	_	ns
Load H level pulse width	<b>t</b> LDH	_	100	_	ns
Data output delay time	tDO	See "• Load condition 1"	70	600	ns
D/A output settling time	tldd	See "• Load condition 2"	_	300	μs




### • Input/output timing



### ■ Vao vs. Iao CHARACTERISTICS: EXAMPLE








### **■** ORDERING INFORMATION

Part number	Package	Remarks
MB88346LP	20-pin Plastic DIP (DIP-20P-M02)	
MB88346LPF	20-pin Plastic SOP (FPT-20P-M01)	
MB88346LPFV	20-pin Plastic SSOP (FPT-20P-M03)	

#### **■ PACKAGE DIMENSIONS**







### **FUJITSU LIMITED**

For further information please contact:

#### Japan

**FUJITSU LIMITED** 

Corporate Global Business Support Division

**Electronic Devices** 

KAWASAKI PLANT, 4-1-1, Kamikodanaka,

Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan

Tel: +81-44-754-3763 Fax: +81-44-754-3329

http://www.fujitsu.co.jp/

#### **North and South America**

FUJITSU MICROELECTRONICS, INC.

3545 North First Street,

San Jose, CA 95134-1804, USA

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan,

New Tech Park, Singapore 556741 Tel: +65-281-0770

Fax: +65-281-0220

http://www.fmap.com.sg/

F0001

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.