DS05-20882-1E

## FLASH MEMORY

**CMOS** 

64M (4M  $\times$  16) BIT

## MBM29LV650UE/651UE -90/12

#### **■** GENERAL DESCRIPTION

The MBM29LV650UE/651UE is a 64M-bit, 3.0 V-only Flash memory organized as 4M words of 16 bits each. The device is designed to be programmed in system with the standard system 3.0 V  $V_{CC}$  supply. 12.0 V  $V_{PP}$  and 5.0 V  $V_{CC}$  are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

To eliminate bus contention the devices have separate chip enable  $(\overline{CE})$ , write enable  $(\overline{WE})$ , and output enable  $(\overline{OE})$  controls.

The MBM29LV650UE/651UE is entirely command set compatible with JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations.


Typically, each sector can be programmed and verified in about 0.5 seconds.

(Continued)

#### **■ PRODUCT LINE UP**

Par	t No.	MBM29LV650UE/651UE				
Ordering Part No.	$Vcc = 3.3 V_{-0.3 V}^{+0.3 V}$	90				
Ordering Fart No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	_	12			
Max. Address Access Tim	e (ns)	90	120			
Max. CE Access Time (ns		90	120			
Max. OE Access Time (ns		35	50			

#### ■ PACKAGES



#### (Continued)

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV650UE/651UE is erased when shipped from the factory.

Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{\rm CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{\rm Data}$  Polling of  $DQ_7$ , by the Toggle Bit feature on  $DQ_6$ . Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

The devices electrically erase all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The words are programmed one word at a time using the EPROM programming mechanism of hot electron injection.

#### **■ FEATURES**

- 0.23 μm Process Technology
- Single 3.0 V read, program and erase

Minimizes system level power requirements

• Compatible with JEDEC-standards

Uses same software commands with single-power supply Flash

- · Address don't care doring the command sequence
- Industry-standard pinouts

48-pin TSOP (I) (Package suffix: TN - Normal Bend Type, TR - Reversed Bend Type)

- Minimum 100,000 program/erase cycles
- High performance

90 ns maximum access time

Flexible sector architecture

One hundred twenty-eight 32K word sectors

Any combination of sectors can be concurrently erased. Also supports full chip erase

• Hidden ROM (Hi-ROM) region

128 word of Hi-ROM, accessible through a new "Hi-ROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP input pin

At  $V_{IL}$ , allows protection of first or last 32K word sector, regardless of sector protection/unprotection status At  $V_{IH}$ , allows removal of protection

MBM29LV650UE: has the function to protect the last 32K word sector (SA 127)

MBM29LV651UE: has the function to protect the first 32K word sector (SA 0)

ACC input pin

At V<sub>ACC</sub>, increases program performance

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded program™\* Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume


Suspends the erase operation to allow a read data and/or program in another sector within the same device

Sector group protection


Hardware method disables any combination of sector groups from program or erase operations

- Sector Group Protection Set function by Extended sector protect command
- Fast Programming Function by Extended Command
- Temporary sector group unprotection
   Temporary sector group unprotection via the RESET pin
   This feature allows code changes in previously locked sectors
- In accordance with CFI (Common Flash Memory Interface)
- \*: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

### **■ PIN ASSIGNMENT**



### **■ BLOCK DIAGRAM**



## **■ LOGIC SYMBOL**




Table 1 MBM29LV650UE/651UE Pin Configuration

Pin	Function
A <sub>0</sub> to A <sub>21</sub>	Address Inputs
DQ <sub>0</sub> to DQ <sub>15</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
WP	Hardware Write Protection
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
ACC	Program Acceleration
Vccq	Output Buffer Power
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

### **■ DEVICE BUS OPERATION**

Table 2 MBM29LV650UE/651UE User Bus Operations

Operation	CE	OE	WE	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ <sub>0</sub> to DQ <sub>15</sub>	RESET	WP
Auto-Select Manufacture Code (1)	L	L	Н	L	L	L	VID	Code	Н	Х
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code	Н	Х
Read (3)	L	L	Н	A <sub>0</sub>	<b>A</b> 1	A <sub>6</sub>	<b>A</b> 9	<b>D</b> оит	Н	Χ
Standby	Η	Х	Х	Х	Х	Х	Х	HIGH-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н	Х
Write (Program/Erase)	L	Н	L	A <sub>0</sub>	<b>A</b> 1	A <sub>6</sub>	<b>A</b> 9	Din	Н	Х
Enable Sector Group Protection (2), (4)	L	VID	7	L	Н	L	VID	Х	Н	Х
Verify Sector Group Protection (2), (4)	L	L	Н	L	Н	L	VID	Code	Н	Х
Temporary Sector Group Unprotection (5)	Χ	Х	Х	Χ	Х	Х	Х	Х	VID	Х
Reset (Hardware)/Standby	Χ	Х	Х	Х	Х	Х	Χ	HIGH-Z	L	Χ
Outermost Sector Write Protection	Χ	Х	Х	Χ	Χ	Χ	Χ	Х	Х	L

**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ .  $\neg \Box \Box = Pulse$  input. See DC Characteristics for voltage levels.

Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 3.

- 2. Refer to the section on Sector Group Protection.
- 3.  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.
- 4.  $Vcc = 3.3 V \pm 10\%$
- 5. It is also used for the extended sector group protection.

Table 3 MBM29LV650UE/651UE Command Definitions

Command Sequence	Bus Write Cycles	First Write (		Secon Write			Third Bus Write Cycle		Bus Write le			Sixth Bus Write Cycle	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXH	F0H	_	_	_	_	_		_	_	_	_
Read/Reset	3	XXXH	AAH	XXXH	55H	XXXH	F0H	RA	RD	_	_	_	_
Autoselect	3	XXXH	AAH	XXXH	55H	XXXH	90H	_			_	_	_
Program	4	XXXH	AAH	XXXH	55H	XXXH	A0H	PA	PD	_	_	_	_
Chip Erase	6	XXXH	AAH	XXXH	55H	XXXH	80H	XXXH	AAH	XXXH	55H	XXXH	10H
Sector Erase	6	XXXH	AAH	XXXH	55H	XXXH	80H	XXXH	AAH	XXXH	55H	SA	30H
Erase Suspend	1	XXXH	вон	_	_	_	_	_		_	_	_	_
Erase Resume	1	XXXH	30H	_	_	_	_	_		_	_	_	_
Set to Fast Mode	3	XXXH	ААН	XXXH	55H	XXXH	20H	_		_	_	_	_
Fast Program *1	2	XXXH	АОН	PA	PD	_	_	_	_	_	_	_	_
Reset from Fast Mode *1	2	XXXH	90H	XXXH	F0H	_	_	_	_	_	_	_	_
Extended Sector Group Protection *2	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	_	_	_	_
Query *3	1	XXH	98H	_	_	_	_	_		_	_	_	_
Hi-ROM Entry	3	XXXH	ААН	XXXH	55H	XXXH	88H	_	_	_	_	_	_
Hi-ROM Program *4	4	XXXH	AAH	XXXH	55H	XXXH	АОН	PA	PD	_	_	_	_
Hi-ROM Exit *4	4	XXXH	AAH	XXXH	55H	XXXH	90H	XXXH	00H		_		_

- Notes: 1. Address bits = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).
  - 2. Bus operations are defined in Table 2.
  - 3. RA = Address of the memory location to be read.
    - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the write pulse.
    - SA = Address of the sector to be erased. The combination of  $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ , and  $A_{17}$  will uniquely select any sector.
  - 4. RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
  - 5. SPA = Sector group address to be protected. Set sector group address (SGA) and  $(A_6, A_1, A_0) = (0, 1, 0)$ .
    - SD = Sector group protection verify data. Output 01H at protected sector group addresses and output 00H at unprotected sector group addresses.
  - 6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - \*1 :This command is valid while Fast Mode.
  - \*2 :This command is valid while  $\overline{RESET} = V_{ID}$ .
  - \*3 :The valid addresses are A6 to A0.
  - \*4 :This command is valid while Hi-ROM mode.

Table 4.1 MBM29LV650UE/651UE Sector Group Protection Verify Autoselect Codes

	Туре	A <sub>17</sub> to A <sub>21</sub>	<b>A</b> 6	<b>A</b> 1	Ao	Code (HEX)
Manufacturer's	s Code	Х	VIL	VIL	VIL	04H
Device Code	MBM29LV650UE/651UE	Х	VIL	Vıl	ViH	22D7H
Sector Group	Protection	Sector Group Addresses	VIL	Vıн	VıL	01H *
Extended	ended MBM29LV650UE		VIL	VIH	Mari	0010H
Code	MBM29LV651UE	X	V IL	VIH	Vін	0000H

<sup>\*:</sup> Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

Table 4.2 Expanded Autoselect Code Table

	Туре	Code	<b>DQ</b> <sub>15</sub>	DQ <sub>14</sub>	<b>DQ</b> <sub>13</sub>	<b>DQ</b> <sub>12</sub>	DQ <sub>11</sub>	DQ <sub>10</sub>	DQ <sub>9</sub>	DQ <sub>8</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ₀
Manufa	cturer's Code	04H	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device Code	MBM29LV650UE/ 651UE	22D7H	0	0	1	0	0	0	1	0	1	1	0	1	0	1	1	1
Sector	Group Protection	01H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Extend	MBM29LV650UE	0010H	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Code	MBM29LV651UE	0000H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

**Table 5 Sector Address Tables** 

Table 5 Sector Address Tables										
Sector Address	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size	Address Range	
SA0	0	0	0	0	0	0	0	32K words	000000H to 007FFFH	
SA1	0	0	0	0	0	0	1	32K words	008000H to 00FFFFH	
SA2	0	0	0	0	0	1	0	32K words	010000H to 017FFFH	
SA3	0	0	0	0	0	1	1	32K words	018000H to 01FFFFH	
SA4	0	0	0	0	1	0	0	32K words	020000H to 027FFFH	
SA5	0	0	0	0	1	0	1	32K words	028000H to 02FFFFH	
SA6	0	0	0	0	1	1	0	32K words	030000H to 037FFFH	
SA7	0	0	0	0	1	1	1	32K words	038000H to 03FFFFH	
SA8	0	0	0	1	0	0	0	32K words	040000H to 047FFFH	
SA9	0	0	0	1	0	0	1	32K words	048000H to 04FFFFH	
SA10	0	0	0	1	0	1	0	32K words	050000H to 057FFFH	
SA11	0	0	0	1	0	1	1	32K words	058000H to 05FFFFH	
SA12	0	0	0	1	1	0	0	32K words	060000H to 067FFFH	
SA13	0	0	0	1	1	0	1	32K words	068000H to 06FFFFH	
SA14	0	0	0	1	1	1	0	32K words	070000H to 077FFFH	
SA15	0	0	0	1	1	1	1	32K words	078000H to 07FFFFH	
SA16	0	0	1	0	0	0	0	32K words	080000H to 087FFFH	
SA17	0	0	1	0	0	0	1	32K words	088000H to 08FFFFH	
SA18	0	0	1	0	0	1	0	32K words	090000H to 097FFFH	
SA19	0	0	1	0	0	1	1	32K words	098000H to 09FFFFH	
SA20	0	0	1	0	1	0	0	32K words	0A0000H to 0A7FFFH	
SA21	0	0	1	0	1	0	1	32K words	0A8000H to 0AFFFFH	
SA22	0	0	1	0	1	1	0	32K words	0B0000H to 0B7FFFH	
SA23	0	0	1	0	1	1	1	32K words	0B8000H to 0BFFFFH	
SA24	0	0	1	1	0	0	0	32K words	0C0000H to 0C7FFFH	
SA25	0	0	1	1	0	0	1	32K words	0C8000H to 0CFFFFH	
SA26	0	0	1	1	0	1	0	32K words	0D0000H to 0D7FFFH	
SA27	0	0	1	1	0	1	1	32K words	0D8000H to 0DFFFFH	
SA28	0	0	1	1	1	0	0	32K words	0E0000H to 0E7FFFH	
SA29	0	0	1	1	1	0	1	32K words	0E8000H to 0EFFFFH	
SA30	0	0	1	1	1	1	0	32K words	0F0000H to 0F7FFFH	
SA31	0	0	1	1	1	1	1	32K words	0F8000H to 0FFFFFH	
								1	i e	

Sector Address	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size	Address Range
SA32	0	1	0	0	0	0	0	32K words	100000H to 107FFFH
SA33	0	1	0	0	0	0	1	32K words	108000H to 10FFFFH
SA34	0	1	0	0	0	1	0	32K words	110000H to 117FFFH
SA35	0	1	0	0	0	1	1	32K words	118000H to 11FFFFH
SA36	0	1	0	0	1	0	0	32K words	120000H to 127FFFH
SA37	0	1	0	0	1	0	1	32K words	128000H to 12FFFFH
SA38	0	1	0	0	1	1	0	32K words	130000H to 137FFFH
SA39	0	1	0	0	1	1	1	32K words	138000H to 13FFFFH
SA40	0	1	0	1	0	0	0	32K words	140000H to 147FFFH
SA41	0	1	0	1	0	0	1	32K words	148000H to 14FFFFH
SA42	0	1	0	1	0	1	0	32K words	150000H to 157FFFH
SA43	0	1	0	1	0	1	1	32K words	158000H to 15FFFFH
SA44	0	1	0	1	1	0	0	32K words	160000H to 167FFFH
SA45	0	1	0	1	1	0	1	32K words	168000H to 16FFFFH
SA46	0	1	0	1	1	1	0	32K words	170000H to 177FFFH
SA47	0	1	0	1	1	1	1	32K words	178000H to 17FFFFH
SA48	0	1	1	0	0	0	0	32K words	180000H to 187FFFH
SA49	0	1	1	0	0	0	1	32K words	188000H to 18FFFFH
SA50	0	1	1	0	0	1	0	32K words	190000H to 197FFFH
SA51	0	1	1	0	0	1	1	32K words	198000H to 19FFFFH
SA52	0	1	1	0	1	0	0	32K words	1A0000H to 1A7FFFH
SA53	0	1	1	0	1	0	1	32K words	1A8000H to 1AFFFFH
SA54	0	1	1	0	1	1	0	32K words	1B0000H to 1B7FFFH
SA55	0	1	1	0	1	1	1	32K words	1B8000H to 1BFFFFH
SA56	0	1	1	1	0	0	0	32K words	1C0000H to 1C7FFFH
SA57	0	1	1	1	0	0	1	32K words	1C8000H to 1CFFFFH
SA58	0	1	1	1	0	1	0	32K words	1D0000H to 1D7FFFH
SA59	0	1	1	1	0	1	1	32K words	1D8000H to 1DFFFFH
SA60	0	1	1	1	1	0	0	32K words	1E0000H to 1E7FFFH
SA61	0	1	1	1	1	0	1	32K words	1E8000H to 1EFFFFH
SA62	0	1	1	1	1	1	0	32K words	1F0000H to 1F7FFFH
SA63	0	1	1	1	1	1	1	32K words	1F8000H to 1FFFFFH

(Continued)

Sector Address	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size	Address Range
SA64	1	0	0	0	0	0	0	32K words	200000H to 207FFFH
SA65	1	0	0	0	0	0	1	32K words	208000H to 20FFFFH
SA66	1	0	0	0	0	1	0	32K words	210000H to 217FFFH
SA67	1	0	0	0	0	1	1	32K words	218000H to 21FFFFH
SA68	1	0	0	0	1	0	0	32K words	220000H to 227FFFH
SA69	1	0	0	0	1	0	1	32K words	228000H to 22FFFFH
SA70	1	0	0	0	1	1	0	32K words	230000H to 237FFFH
SA71	1	0	0	0	1	1	1	32K words	238000H to 23FFFFH
SA72	1	0	0	1	0	0	0	32K words	240000H to 247FFFH
SA73	1	0	0	1	0	0	1	32K words	248000H to 24FFFFH
SA74	1	0	0	1	0	1	0	32K words	250000H to 257FFFH
SA75	1	0	0	1	0	1	1	32K words	258000H to 25FFFFH
SA76	1	0	0	1	1	0	0	32K words	260000H to 267FFFH
SA77	1	0	0	1	1	0	1	32K words	268000H to 26FFFFH
SA78	1	0	0	1	1	1	0	32K words	270000H to 277FFFH
SA79	1	0	0	1	1	1	1	32K words	278000H to 27FFFFH
SA80	1	0	1	0	0	0	0	32K words	280000H to 287FFFH
SA81	1	0	1	0	0	0	1	32K words	288000H to 28FFFFH
SA82	1	0	1	0	0	1	0	32K words	290000H to 297FFFH
SA83	1	0	1	0	0	1	1	32K words	298000H to 29FFFFH
SA84	1	0	1	0	1	0	0	32K words	2A0000H to 2A7FFFH
SA85	1	0	1	0	1	0	1	32K words	2A8000H to 2AFFFFH
SA86	1	0	1	0	1	1	0	32K words	2B0000H to 2B7FFFH
SA87	1	0	1	0	1	1	1	32K words	2B8000H to 2BFFFFH
SA88	1	0	1	1	0	0	0	32K words	2C0000H to 2C7FFFH
SA89	1	0	1	1	0	0	1	32K words	2C8000H to 2CFFFFH
SA90	1	0	1	1	0	1	0	32K words	2D0000H to 2D7FFFH
SA91	1	0	1	1	0	1	1	32K words	2D8000H to 2DFFFFH
SA92	1	0	1	1	1	0	0	32K words	2E0000H to 2E7FFFH
SA93	1	0	1	1	1	0	1	32K words	2E8000H to 2EFFFFH
SA94	1	0	1	1	1	1	0	32K words	2F0000H to 2F7FFFH
SA95	1	0	1	1	1	1	1	32K words	2F8000H to 2FFFFFH

Sector Address	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size	Address Range
SA96	1	1	0	0	0	0	0	32K words	300000H to 307FFFH
SA97	1	1	0	0	0	0	1	32K words	308000H to 30FFFFH
SA98	1	1	0	0	0	1	0	32K words	310000H to 317FFFH
SA99	1	1	0	0	0	1	1	32K words	318000H to 31FFFFH
SA100	1	1	0	0	1	0	0	32K words	320000H to 327FFFH
SA101	1	1	0	0	1	0	1	32K words	328000H to 32FFFFH
SA102	1	1	0	0	1	1	0	32K words	330000H to 337FFFH
SA103	1	1	0	0	1	1	1	32K words	338000H to 33FFFFH
SA104	1	1	0	1	0	0	0	32K words	340000H to 347FFFH
SA105	1	1	0	1	0	0	1	32K words	348000H to 34FFFFH
SA106	1	1	0	1	0	1	0	32K words	350000H to 357FFFH
SA107	1	1	0	1	0	1	1	32K words	358000H to 35FFFFH
SA108	1	1	0	1	1	0	0	32K words	360000H to 367FFFH
SA109	1	1	0	1	1	0	1	32K words	368000H to 36FFFFH
SA110	1	1	0	1	1	1	0	32K words	370000H to 377FFFH
SA111	1	1	0	1	1	1	1	32K words	378000H to 37FFFFH
SA112	1	1	1	0	0	0	0	32K words	380000H to 387FFFH
SA113	1	1	1	0	0	0	1	32K words	388000H to 38FFFFH
SA114	1	1	1	0	0	1	0	32K words	390000H to 397FFFH
SA115	1	1	1	0	0	1	1	32K words	398000H to 39FFFFH
SA116	1	1	1	0	1	0	0	32K words	3A0000H to 3A7FFFH
SA117	1	1	1	0	1	0	1	32K words	3A8000H to 3AFFFFH
SA118	1	1	1	0	1	1	0	32K words	3B0000H to 3B7FFFH
SA119	1	1	1	0	1	1	1	32K words	3B8000H to 3BFFFFH
SA120	1	1	1	1	0	0	0	32K words	3C0000H to 3C7FFFH
SA121	1	1	1	1	0	0	1	32K words	3C8000H to 3CFFFFH
SA122	1	1	1	1	0	1	0	32K words	3D0000H to 3D7FFFH
SA123	1	1	1	1	0	1	1	32K words	3D8000H to 3DFFFFH
SA124	1	1	1	1	1	0	0	32K words	3E0000H to 3E7FFFH
SA125	1	1	1	1	1	0	1	32K words	3E8000H to 3EFFFFH
SA126	1	1	1	1	1	1	0	32K words	3F0000H to 3F7FFFH
SA127	1	1	1	1	1	1	1	32K words	3F8000H to 3FFFFFH

Table 6 Sector Group Address

Sector Group											
Sector Group Address	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	Sector Group Size	Sectors				
SGA0	0	0	0	0	0	128K words	SA0 to SA3				
SGA1	0	0	0	0	1	128K words	SA4 to SA7				
SGA2	0	0	0	1	0	128K words	SA8 to SA11				
SGA3	0	0	0	1	1	128K words	SA12 to SA15				
SGA4	0	0	1	0	0	128K words	SA16 to SA19				
SGA5	0	0	1	0	1	128K words	SA20 to SA23				
SGA6	0	0	1	1	0	128K words	SA24 to SA27				
SGA7	0	0	1	1	1	128K words	SA28 to SA31				
SGA8	0	1	0	0	0	128K words	SA32 to SA35				
SGA9	0	1	0	0	1	128K words	SA36 to SA39				
SGA10	0	1	0	1	0	128K words	SA40 to SA43				
SGA11	0	1	0	1	1	128K words	SA44 to SA47				
SGA12	0	1	1	0	0	128K words	SA48 to SA51				
SGA13	0	1	1	0	1	128K words	SA52 to SA55				
SGA14	0	1	1	1	0	128K words	SA56 to SA59				
SGA15	0	1	1	1	1	128K words	SA60 to SA63				
SGA16	1	0	0	0	0	128K words	SA64 to SA67				
SGA17	1	0	0	0	1	128K words	SA68 to SA71				
SGA18	1	0	0	1	0	128K words	SA72 to SA75				
SGA19	1	0	0	1	1	128K words	SA76 to SA79				
SGA20	1	0	1	0	0	128K words	SA80 to SA83				
SGA21	1	0	1	0	1	128K words	SA84 to SA87				
SGA22	1	0	1	1	0	128K words	SA88 to SA91				
SGA23	1	0	1	1	1	128K words	SA92 to SA95				
SGA24	1	1	0	0	0	128K words	SA96 to SA99				
SGA25	1	1	0	0	1	128K words	SA100 to SA103				
SGA26	1	1	0	1	0	128K words	SA104 to SA107				
SGA27	1	1	0	1	1	128K words	SA108 to SA111				
SGA28	1	1	1	0	0	128K words	SA112 to SA115				
SGA29	1	1	1	0	1	128K words	SA116 to SA119				
SGA30	1	1	1	1	0	128K words	SA120 to SA123				
SGA31	1	1	1	1	1	128K words	SA124 to SA127				

Table 7 Common Flash Memory Interface Code

Description	A <sub>0</sub> to A <sub>6</sub>	DQ <sub>0</sub> to DQ <sub>15</sub>
Query-unique ASCII string	10h	0051h
"QRY"	11h	0052h
	12h	0059h
Primary OEM Command Set	13h	0002h
2h: AMD/FJ standard type	14h	0000h
Address for Primary	15h	0040h
Extended Table	16h	0000h
Alternate OEM Command Set (00h = not applicable)	17h	0000h
Address for Alternate OEM	18h 19h	0000h 0000h
Extended Table	19h 1Ah	0000h
Vcc Min. (write/erase)	1Bh	0000H
D7-4: volt, D3-0: 100 mvolt	IDII	002711
Vcc Max. (write/erase)	1Ch	0036h
D7-4: volt, D3-0: 100 mvolt		2222
Vpp Min. voltage	1Dh	0000h
V <sub>PP</sub> Max. voltage	1Eh	0000h
Typical timeout per single byte/word write 2 <sup>N</sup> μS	1Fh	0004h
Typical timeout for Min. size buffer write 2 <sup>N</sup> μS	20h	0000h
Typical timeout per individual block erase 2 <sup>N</sup> mS	21h	000Ah
Typical timeout for full chip erase 2 <sup>N</sup> mS	22h	0000h
Max. timeout for byte/word write 2 <sup>N</sup> times typical	23h	0005h
Max. timeout for buffer write 2 <sup>N</sup> times typical	24h	0000h
Max. timeout per individual block erase 2 <sup>N</sup> times typical	25h	0004h
Max. timeout for full chip erase 2 <sup>N</sup> times typical	26h	0000h
Device Size = 2 <sup>N</sup> byte	27h	0017h
Flash Device Interface	28h	0001h
description	29h	0000h
Max. number of byte in	2Ah	0000h
multi-byte write = 2 <sup>N</sup>	2Bh	0000h
Number of Erase Block Regions within device	2Ch	0001h
Erase Block Region 1	2Dh	007Fh
Information	2Eh	0000h
	2Fh	0000h
	30h	0001h

Description	A <sub>0</sub> to A <sub>6</sub>	DQ <sub>0</sub> to DQ <sub>15</sub>
Erase Block Region 2	31h	0000h
Information	32h	0000h
	33h	0000h
	34h	0000h
Query-unique ASCII string	40h	0050h
"PRI"	41h	0052h
	42h	0049h
Major version number, ASCII	43h	0031h
Minor version number, ASCII	44h	0031h
Address Sensitive Unlock  0h = Required  1h = Not Required	45h	0001h
Erase Suspend  0h = Not Supported  1h = To Read Only  2h = To Read & Write	46h	0002h
Sector Protection  Oh = Not Supported  X = Number of sectors in per group	47h	0004h
Sector Temporary Unprotection 00h = Not Supported 01h = Supported	48h	0001h
Sector Protection Algorithm	49h	0004h
Number of Sector for Bank 2 00h = Not Supported	4Ah	0000h
Burst Mode Type 00h = Not Supported	4Bh	0000h
Page Mode Type 00h = Not Supported	4Ch	0000h
ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Dh	00B5h
ACC (Acceleration) Supply Maximum  00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Eh	00C5h
Boot Type 04h = MBM29LV651UE 05h = MBM29LV650UE	4Fh	00XXh

#### **■ FUNCTIONAL DESCRIPTION**

#### **Read Mode**

The MBM29LV650UE/651UE has two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least  $t_{ACC}$ -toe time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or to change  $\overline{CE}$  pin from "H" or "L".

### **Standby Mode**

There are two ways to implement the standby mode on the MBM29LV650UE/651UE devices, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  inputs both held at  $V_{\text{CC}}$  ±0.3 V. Under this condition the current consumed is less than 5  $\mu\text{A}$  max. During Embedded Algorithm operation,  $V_{\text{CC}}$  active current ( $I_{\text{CC2}}$ ) is required even  $\overline{\text{CE}}$  = "H". The device can be read with standard access time ( $I_{\text{CE}}$ ) from either of these standby modes.

When using the  $\overline{\text{RESET}}$  pin only, a CMOS standby mode is achieved with  $\overline{\text{RESET}}$  input held at Vss ±0.3 V ( $\overline{\text{CE}}$  = "H" or "L"). Under this condition the current consumed is less than 5  $\mu$ A max. Once the  $\overline{\text{RESET}}$  pin is taken high, the device requires true of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the  $\overline{OE}$  input.

#### **Automatic Sleep Mode**

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV650UE/651UE data. This mode can be used effectively with an application requesting low power consumption such as handy terminals.

To activate this mode, MBM29LV650UE/651UE automatically switch themselves to low power mode when MBM29LV650UE/651UE addresses remain stable during access fine of 150 ns. It is not necessary to control  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{OE}$  on the mode. Under the mode, the current consumed is typically 1  $\mu$ A (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV650UE/651UE read-out the data for changed addresses.

#### **Output Disable**

With the  $\overline{OE}$  input at a logic high level (V<sub>H</sub>), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

#### Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. The Autoselect command may also be used to check the status of write-protected sectors (see Tables 4.1 and 4.2). This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin  $A_9$ . Two identifier bytes may then be sequenced from the devices outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses are DON'T CARES except  $A_0$ ,  $A_1$ , and  $A_6$ . (See Table 2.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV650UE/651UE is erased or programmed in a system without access to high voltage on the A<sub>9</sub> pin. The command sequence is illustrated in Table 3. (Refer to Autoselect Command section.)

Word 0 ( $A_0 = V_{IL}$ ) represents the manufacturer's code (Fujitsu = 04H) and word 1 ( $A_0 = V_{IH}$ ) represents the device identifier code (MBM29LV650UE/651UE = 22D7H). Word 3 ( $A_0 = A_1 = V_{IH}$ ) represents the Extended Code (MBM29LV650UE = 2201H, MBM29LV651UE = 2200H). These three words are given in the tables 4.1 to 4.2. All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect,  $A_1$  must be  $V_{IL}$ . (See Tables 4.1 to 4.2.)

In order to determine which sectors are write protected,  $A_1$  must be at  $V_{IH}$  while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on  $DQ_0$  ( $DQ_0 = 1$ ).

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### **Sector Group Protection**

The MBM29LV650UE/651UE features hardware sector group protection. This feature will disable both program and erase operations in any combination of twenty five sector groups of memory. (See Table 6). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ , (suggest  $V_{ID} = 11.5 \text{ V}$ ),  $\overline{CE} = V_{IL}$  and  $A_0 = A_6 = V_{IL}$ ,  $A_1 = V_{IH}$ . The sector group addresses ( $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ , and  $A_{17}$ ) should be set to the sector to be protected. Table 5 defines the sector address for each of the one hundred twenty-eight (128) individual sectors, and tables 2 defines the sector group address for each of the thirty-two (32) individual group sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the  $\overline{WE}$  pulse. See figures 12 and 20 for sector group protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector group addresses ( $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ , and  $A_{17}$ ) while ( $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will produce "0" for unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ , and  $A_6$  are DON'T CARES. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses ( $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ , and  $A_{17}$ ) are the desired sector group address will produce a logical "1" at DQ $_0$  for a protected sector group. See Tables 4.1 and 4.2 for Autoselect codes.

#### **Temporary Sector Group Unprotection**

This feature allows temporary unprotection of previously protected sector groups of the MBM29LV650UE/651UE devices in order to change data. The Sector Group Unprotection mode is activated by setting the  $\overline{RESET}$  pin to high voltage ( $V_{ID}$ ). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the  $V_{ID}$  is taken away from the  $\overline{RESET}$  pin, all the previously protected sector groups will be protected again. Refer to Figures 13 and 21.

This temporary sector group unprotect mode is disabled whenever the chip is in the Hidden ROM (Hi-ROM) mode. This area can not be programmed within this mode. Moreover once this area is programmed, it is always protected no matter in which mode.

#### **RESET**

#### Hardware Reset Pin

The MBM29LV650UE/651UE devices may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$ . The  $\overline{RESET}$  pin has a pulse requirement and has to be kept low ( $V_{IL}$ ) for at least " $t_{RP}$ " in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode " $t_{READY}$ " after the  $\overline{RESET}$  pin is driven low. Furthermore, once the  $\overline{RESET}$  pin goes high, the devices require an additional " $t_{RH}$ " before it will allow read access. When the  $\overline{RESET}$  pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted.

## Write Protect (WP)

The Write Protection function provides a hardware method of protecting certain "outermost" 32K word sector without using  $V_{\text{ID}}$ .

If the system asserts  $V_{\perp}$  on the  $\overline{WP}$  pin, the device disables program and erase functions in the "outermost" 32K word sector independently of whether this sector was protected or unprotected using the method described in "Sector Protection/Unprotection". The outermost 32K word sector is the highest addresses in MBM29LV650UE, or the lowest addresses in MBM29LV651UE.

(MBM29LV650UE: SA127, MBM29LV651UE: SA0)

If the system asserts  $V_H$  on the  $\overline{WP}$  pin, the device reverts to whether the outermost 32K word sector was last set to be protected or unprotected. That is, sector protection or unprotection for this sector depends on whether this was last protected or unprotected using the method described in "Sector protection/unprotection".

### **Accelerated Program Operation**

MBM29LV650UE/651UE offers accelerated program operation which enables the programming in high speed. If the system asserts V<sub>ACC</sub> to the ACC pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 50%. This function is primarily intended to allow high speed program, so caution is needed as the sector group will temporarily be unprotected.

The system would use a fast program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode is not necessary. When the device enters the acceleration mode, the device automatically set to fast mode. Therefore, the present sequence could be used for programming and detection of completion during acceleration mode.

Removing V<sub>ACC</sub> from the ACC pin returns the device to normal operation. Do not remove V<sub>ACC</sub> from the ACC pin while programming. (See Figure 15)

#### **■ COMMAND DEFINITIONS**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect data values or writing them in the improper sequence will reset the devices to the read mode. Table 3 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ<sub>0</sub> to DQ<sub>7</sub> and DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored.

#### Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to Read/Reset mode, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the address and the Autoselect command. Then the manufacture and device codes can be read from the address, and an actual data of memory cell can be read from the another address.

Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H returns the device code (MBM29LV650UE/651UE = 22D7H). A read cycle from address XX03H returns the Extended Code (MBM29LV650UE = 0010H, MBM29LV651UE = 0000H). (See Tables 4.1 and 4.2.)

All manufacturer and device codes will exhibit odd parity with DQ $_7$  defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02H. Scanning the sector group addresses (A $_{21}$ , A $_{20}$ , A $_{19}$ , A $_{18}$ , and A $_{17}$ ) while (A $_6$ , A $_1$ , A $_0$ ) = (0, 1, 0) will produce a logical "1" at device output DQ $_0$  for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See Table 2.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

### **Word Programming**

The devices are programmed on a word-by-word basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using DQ<sub>7</sub> (Data Polling), and DQ<sub>6</sub> (Toggle Bit). The Data Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 8, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence,  $\overline{Data}$  Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1" Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0" Only erase operations can convert "0"s to "1"s.

Figure 16 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

### **Chip Erase**

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using  $DQ_7$  ( $\overline{Data}$  Polling), and  $DQ_6$  (Toggle Bit). The chip erase begins on the rising edge of the last  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first in the command sequence and terminates when the data on  $DQ_7$  is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 17 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$  whichever happens later, while the command (Data = 30H) is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$  which happens first. After time-out of "trow" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 3. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than " $t_{TOW}$ " otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of " $t_{TOW}$ " from the rising edge of last  $\overline{CE}$  or  $\overline{WE}$  whichever happens first will initiate the execution of the Sector Erase command(s). If another falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first occurs within the " $t_{TOW}$ " time-out window the timer is reset. (Monitor  $DQ_3$  to determine if the sector erase timer window is still open, see section  $DQ_3$ , Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 127).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ<sub>7</sub> (Data Polling), and DQ<sub>6</sub> (Toggle Bit).

The sector erase begins after the " $t_{TOW}$ " time out from the rising edge of  $\overline{CE}$  or  $\overline{WE}$  whichever happens first for the last sector erase command pulse and terminates when the data on  $DQ_7$  is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

Figure 17 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### **Erase Suspend/Resume**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command (B0H) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30H) resumes the erase operation. The addresses are "Don't Care" when writting the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of " $t_{SPD}$ " to suspend the erase operation. When the devices have entered the erase-suspended mode, the  $DQ_7$  bit will be at logic "1" and  $DQ_6$  will stop toggling. The user must use the address of the erasing sector for reading  $DQ_6$  and  $DQ_7$  to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ<sub>2</sub> to toggle. (See the section on DQ<sub>2</sub>.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by the  $\overline{Data}$  polling of  $\overline{DQ_7}$  or by the Toggle Bit I ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### **Extended Command**

#### (1) Fast Mode

MBM29LV650UE/651UE has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 22.) The Vcc active current is required even  $\overline{CE} = V_H$  during Fast Mode.

#### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 22.)

#### (3) Extended Sector Group Protection

In addition to normal sector group protection, the MBM29LV650UE/651UE has Extended Sector Group Protection as extended function. This function enable to protect sector group by forcing  $V_{ID}$  on  $\overline{RESET}$  pin and write a command sequence. Unlike conventional procedure, it is not necessary to force  $V_{ID}$  and control timing for control pins. The only  $\overline{RESET}$  pin requires  $V_{ID}$  for sector group protection in this mode. The extended sector group protection requires  $V_{ID}$  on  $\overline{RESET}$  pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector group addresses pins (A21, A20, A19, A18, and A17) and (A6, A1, A0) = (0, 1, 0) should be set to the sector group to be protected (recommend to set  $V_{IL}$  for the other addresses pins), and write extended sector group protection command (60H). A sector group is typically protected in 250  $\mu$ s. To verify programming of the protection circuitry, the sector group addresses pins (A21, A20, A19, A18, and A17) and (A6, A1, A0) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ0 will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector group protection command (60H) again. To terminate the operation, it is necessary to set  $\overline{RESET}$  pin to  $V_{IH}$ . (Refer to the Figures 14 and 23.)

#### (4) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98H) into the command register. Following the command write, a read cycle from specific address retrieves device information. Please note that output data of upper byte (DQ<sub>8</sub> to DQ<sub>15</sub>) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register. (See Table 7.)

### Hidden ROM (Hi-ROM) Region

The Hi-ROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the Hi-ROM region is programmed, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The Hi-ROM region is 128 words in length. After the system has written the Enter Hi-ROM command sequence, it may read the Hidden ROM region by using device addresses A<sub>0</sub> to A<sub>6</sub> (A<sub>7</sub> to A<sub>14</sub> are "00", A<sub>15</sub> to A<sub>21</sub> are don't care). That is, the device sends only program command that would normally be sent to the address to the Hi-ROM region. This mode of operation continues until the system issues the Exit Hi-ROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the address.

If you request Fujitsu to program the ESN in the device, please contact a Fujitsu representative for more information.

### **Write Operation Status**

Detailed in Table 8 are all the status flags that can be used to check the status of the device for current mode operation. During sector erase, the part provides the status flags automatically to the I/O ports. The information on DQ<sub>2</sub> is address sensitive. This means that if an address from an erasing sector is consecutively read, then the DQ<sub>2</sub> bit will toggle. However, DQ<sub>2</sub> will not toggle if an address from a non-erasing sector is consecutively read. This allows the user to determine which sectors are erasing and which are not.

Once erase suspend is entered, address sensitivity still applies. If the address of a non-erasing sector (that is, one available for read) is provided, then stored data can be read from the device. If the address of an erasing sector (that is, one unavailable for read) is applied, the device will output its status bits.

Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ₃	$DQ_2$	
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle*
In Progress		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ <sub>7</sub>	Toggle	0	0	1*
	Embedded Program Algorithm		DQ <sub>7</sub>	Toggle	1	0	1
Exceeded	Embedded E	Embedded Erase Algorithm		Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ₁	Toggle	1	0	N/A

Table 8 Hardware Sequence Flags

Notes: 1. DQo and DQ1 are reserve pins for future use.

2. DQ4 is Fujitsu internal use only.

<sup>\*:</sup> Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

#### DQ<sub>7</sub>

### Data Polling

The MBM29LV650UE/651UE devices feature  $\overline{Data}$  Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to  $DQ_7$ . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to  $DQ_7$ . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the  $DQ_7$  output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the  $DQ_7$  output. The flowchart for  $\overline{Data}$  Polling ( $DQ_7$ ) is shown in Figure 18.

For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid.

Once the Embedded Algorithm operation is close to being completed, the MBM29LV650UE/651UE data pins  $(DQ_7)$  may change asynchronously while the output enable  $(\overline{OE})$  is asserted low. This means that the devices are driving status information on  $DQ_7$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the  $DQ_7$  output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and  $DQ_7$  has a valid data, the data outputs on  $DQ_0$  to  $DQ_6$  may be still invalid. The valid data on  $DQ_0$  to  $DQ_7$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 8.)

See Figure 9 for the Data Polling timing specifications and diagram.

#### $DQ_6$

### Toggle Bit I

The MBM29LV650UE/651UE also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the devices will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1  $\mu$ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400  $\mu$ s and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagram.

#### $DQ_5$

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed.  $\overline{Data}$  Polling is the only operating function of the devices under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Table 2.

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stops toggling. Once the devices have exceeded timing limits, the  $DQ_5$  bit will indicate a "1". Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

#### DQ<sub>3</sub>

#### Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If  $\overline{Data}$  Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by  $\overline{Data}$  Polling or Toggle Bit I. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent Sector Erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

See Table 8: Hardware Sequence Flags.

#### $DQ_2$

#### Toggle Bit II

This toggle bit II, along with DQ6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

DQ<sub>6</sub> is different from DQ<sub>2</sub> in that DQ<sub>6</sub> toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ<sub>7</sub>, is summarized as follows:

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine if the erase-suspend-read mode is in progress. ( $DQ_2$  toggles while  $DQ_6$  does not.) See also Table 9 and Figure 11.

Furthermore,  $DQ_2$  can also be used to determine which sector is being erased. When the device is in the erase mode,  $DQ_2$  toggles if this bit is read from an erasing sector.

Table 9	Toggle	Bit Status
---------	--------	------------

Mode	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	<del>DQ</del> 7	Toggle	1
Erase	0	Toggle	Toggle *
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	DQ <sub>7</sub>	Toggle	1 *

<sup>\*:</sup> Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

#### **Data Protection**

The MBM29LV650UE/651UE is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences. The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, a write cycle is locked out for  $V_{\rm CC}$  less than  $V_{\rm LKO}$  (min). If  $V_{\rm CC} < V_{\rm LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the  $V_{\rm CC}$  level is greater than  $V_{\rm LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{\rm CC}$  is above  $V_{\rm LKO}$  (min).

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

#### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write,  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### **Power-up Write Inhibit**

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to read mode on power-up.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Falamete	Symbol		Max.	Offic
Storage Temperature	Tstg	<i>–</i> 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85°	°C
Voltage with Respect to Ground All Pins Except A <sub>9</sub> , OE, and RESET (Note 1)	VIN, VOUT	-0.5	Vcc+0.5	V
Power Supply Voltage (Note 1)	Vcc	-0.5	+4.0	V
A <sub>9</sub> , $\overline{\text{OE}}$ , ACC, and $\overline{\text{RESET}}$ (Note 2)	Vin	-0.5	+13.0	V
Power Supply Voltage	Vccq	-0.2	+7.0	V

- Notes: 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>,  $\overline{\text{OE}}$ , ACC, and  $\overline{\text{RESET}}$  pins are -0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{\text{OE}}$ , ACC, and  $\overline{\text{RESET}}$  pins may negative overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>,  $\overline{\text{OE}}$ , ACC, and  $\overline{\text{RESET}}$  pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. When V<sub>CC</sub> is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### **■ RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Va	Unit			
Parameter		Syllibol	Min.	Max.	Unit	
Ambient Temperature	(-90/-12)	TA	-40	+85	°C	
Power Supply Voltage	(-90)	\/	+3.0	+3.6	V	
(Vcc)	(-12)	Vcc	+2.7	+3.6	V	
Power Supply Voltage (Vccq)	(-90/-12)	Vccq	+2.7	+3.6	V	


Note: Operating ranges define those limits between which the functionality of the device is guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## **■ MAXIMUM OVERSHOOT**







### **■ ELECTRICAL CHARACTERISTICS**

#### 1. DC Characteristics

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max., V <sub>CC</sub> q = V <sub>CC</sub> q Max.	-1.0	+1.0	μA
lLO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max., Vccq = Vccq Max.	-1.0	+1.0	μA
Ішт	A <sub>9</sub> , OE, RESET Inputs Leakage Current	Vcc = Vcc Max., A <sub>9</sub> , OE, RESET = 12.5 V	_	35	μA
IACC	ACC Accelerated Program Current	Vcc = Vcc Max., ACC = Vacc Max.	_	20	mA
lee.	Ves Active Current (Note 1)	CE = V <sub>I</sub> L, OE = V <sub>I</sub> H, V <sub>CC</sub> = V <sub>CC</sub> Max., V <sub>CC</sub> q = V <sub>CC</sub> q Max., f = 5 MHz	_	16	mA
Icc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH, Vcc = Vcc Max.,         Vccq = Vccq Max., f = 1 MHz	_	7	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, V_{CC} = V_{CC} Max.,$ $V_{CC}q = V_{CC}q Max.$	_	40	mA
Іссз	Vcc Current (Standby)	$\frac{V_{\text{CC}} = V_{\text{CC}} \text{ Max., } V_{\text{CCq}} = V_{\text{CCq}} \text{ Max., }}{\overline{\text{CE}} = V_{\text{CC}} \pm 0.3 \text{ V,}}$ $\overline{\text{RESET}} = V_{\text{CC}} \pm 0.3 \text{ V}$	_	5	μA
Icc4	Vcc Current (Standby, RESET)	$\frac{V_{CC} = V_{CC} \text{ Max., } V_{CC} = V_{CC} \text{ Max.,}}{\text{RESET}} = V_{SS} \pm 0.3 \text{ V}$	_	5	μA
Icc5	Vcc Current (Automatic Sleep Mode) (Note 3)		_	5	μA
VIL	Input Low Level	_	-0.5	0.6	V
VIH	Input High Level	_	2.0	Vcc + 0.5	V
Vacc	Voltage for Program Acceleration	_	11.5	12.5	V
VID	Voltage for Autoselect,Sector Protection (A <sub>9</sub> , OE, RESET) (Note 4)	_	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Min., Vccq = Vccq Min.	_	0.45	V
Vон1	Output High Valte set Level	Iон = -2.0 mA, Vcc = Vcc Min., Vccq = Vccq Min.	2.4	_	V
V <sub>OH2</sub>	Output High Voltage Level	Iон = −100 µA, Vcc Min., Vccq = Vccq Min.	Vccq- 0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	2.3	2.5	V

Notes: 1. The loc current listed includes both the DC operating current and the frequency dependent component.

2. loc active while Embedded Erase or Embedded Program is in progress.

3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

4. Applicable for only Vcc applying.

## 2. AC Characteristics

• Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		90 (Note)	12 (Note)	Unit
JEDEC	Standard				(Note)	(NOIC)	
tavav	<b>t</b> RC	Read Cycle Time	_	Min.	90	120	ns
<b>t</b> avqv	tacc	Address to Output Delay	CE = VIL OE = VIL	Max.	90	120	ns
<b>t</b> ELQV	<b>t</b> ce	Chip Enable to Output Delay $\overline{OE} = V_{IL}$ Max		Max.	90	120	ns
<b>t</b> GLQV	<b>t</b> oe	Output Enable to Output Delay	_	Max.	35	50	ns
<b>t</b> ehqz	<b>t</b> DF	Chip Enable to Output HIGH-Z	_	Max.	30	30	ns
<b>t</b> GHQZ	<b>t</b> DF	Output Enable to Output HIGH-Z	_	Max.	30	30	ns
taxqx	tон	Output Hold Time From Address, DE or OE, Whichever Occurs First  Min.		0	0	ns	
_	<b>t</b> READY	RESET Pin Low to Read Mode	_	Max.	20	20	μs


Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29LV650UE/651UE-90)

1 TTL gate and 100 pF (MBM29LV650UE/651UE-12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

> Input: 1.5 V Output : 1.5 V



## • Write (Erase/Program) Operations

Parameter Symbols						40	I Imia
JEDEC	Standard	Description				12	Unit
<b>t</b> avav	twc	Write Cycle Time	Min.	90	120	ns	
<b>t</b> avwl	tas	Address Setup Time		Min.	0	0	ns
twlax	<b>t</b> AH	Address Hold Time		Min.	45	50	ns
<b>t</b> DVWH	tos	Data Setup Time		Min.	35	50	ns
twhox	tон	Data Hold Time		Min.	0	0	ns
_	toes	Output Enable Setup Time		Min.	0	0	ns
	4	Output Enable Hold Time	Read	Min.	0	0	ns
_	<b>t</b> oeh	Output Enable Hold Time	Toggle and Data Polling	Min.	10	10	ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover Time Before	e Write	Min.	0	0	ns
<b>t</b> GHEL	<b>t</b> GHEL	Read Recover Time Before	e Write	Min.	0	0	ns
<b>t</b> ELWL	tcs	CE Setup Time		Min.	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	ns
twheh	tсн	CE Hold Time		Min.	0	0	ns
<b>t</b> EHWH	twн	WE Hold Time		Min.	0	0	ns
twlwh	twp	Write Pulse Width		Min.	35	50	ns
<b>t</b> ELEH	<b>t</b> CP	CE Pulse Width		Min.	35	50	ns
twhwl	twpн	Write Pulse Width High		Min.	30	30	ns
<b>t</b> EHEL	<b>t</b> CPH	CE Pulse Width High		Min.	30	30	ns
<b>t</b> whwh1	twnwh1	Word Programming Opera	tion	Тур.	16	16	μs
<b>t</b> whwh2	twhwh2	Sector Erase Operation (N	ote 1)	Тур.	1	1	S
_	tvcs	Vcc Setup Time		Min.	50	50	μs
_	tvidr	Rise Time to V <sub>ID</sub> (Note 2)		Min.	500	500	ns
_	tvaccr	Rise Time to Vacc (Note 3)		Min.	500	500	ns
_	<b>t</b> vlht	Voltage Transition Time (Note 2)		Min.	4	4	μs
_	twpp	Write Pulse Width (Note 2)		Min.	100	100	μs
_	toesp	OE Setup Time to WE Active (Note 2)		Min.	4	4	μs
_	<b>t</b> CSP	CE Setup Time to WE Active (Note 2)		Min.	4	4	μs
_	<b>t</b> RP	RESET Pulse Width		Min.	500	500	ns
_	<b>t</b> RH	RESET Hold Time Before	Read	Min.	200	200	ns

## (Continued)

Parameter Symbols			90	12	Unit	
JEDEC	Standard	Description	90	12	Onit	
_	<b>t</b> eoe	Delay Time from Embedded Output Enable	Max.	90	120	ns
_	tтоw	Erase Time-out Time	Min.	50	50	μs
_	<b>t</b> spd	Erase Suspend Transition Time	Max.	20	20	μs

Notes: 1. This does not include the preprogramming time.

- 2. This timing is for Sector Group Protection operation.
- 3. This timing is for Accelerated Program operation.

### **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Limits			Unit	Comments
Farameter	Min.	Тур.	Max.	Unit	Comments
Sector Erase Time	_	1	10	S	Excludes programming time prior to erasure
Programming Time	_	16	360	μs	Excludes system-level overhead
Chip Programming Time	_	_	200	S	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	cycle	_


## **■ PIN CAPACITANCE**


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	6	7.5	pF
Соит	Output Capacitance	Vоит = 0	8.5	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF
Сімз	ACC Pin Capacitance	V <sub>IN</sub> = 0	15	20	pF


Note: Test conditions T<sub>A</sub> = 25°C, f = 1.0 MHz


### **■ TIMING DIAGRAM**

• Key to Switching Waveforms










Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4.  $D_{OUT}$  is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


Figure 6 Alternate WE Controlled Program Operation Timing Diagram



Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.

Figure 7 Alternate CE Controlled Program Operation Timing Diagram











Figure 9 Data Polling during Embedded Algorithm Operation Timing Diagram



















#### **■ FLOW CHART**






















#### **■** ORDERING INFORMATION

#### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




#### **■ PACKAGE DIMENSIONS**



(Continued)

#### (Continued)



### **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9912

© FUJITSU LIMITED Printed in Japan

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.