DS07-13705-1E

16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90595 Series

MB90598/F598/V595

■ DESCRIPTION

The MB90595-series with FULL-CAN and FLASH ROM is specially designed for automotive and industrial applications. Its main feature is the on board CAN Interface, that is conform to V2.0 Part A and Part B, supporting very flexible message buffering. Thus, offering more functions than a normal full CAN approach. In the new $0.5\mu m$ Technology Fujitsu now also offer FLASH-ROM. An internal voltage booster substitutes the necessity of a second programming voltage.

An on board voltage regulator provides 3V to the internal MCU core. This constitutes a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier, provides an internal 62.5 nsec instruction cycle time with an external 4 MHz clock.

The unit features 4 Stepping Motor Controllers with high current outputs.


Further more it features 4 channels Output Capture Units and 4 channels Input Capture Units with a 16-bit free running timer. Two UARTs constitute additional functionality for communication purposes.

■ FEATURES

- 16-bit core CPU; 4MHz external clock (16 MHz internal, 62.5 nsec instr. cycle time)
- New 0.5 μm CMOS Process Technology
- Internal voltage regulator supports 3V MCU core, offering low EMI and low power consumption figures
- FULL-CAN interface; conform to Version 2.0 Part A and Part B, flexible message buffering (mailbox and FIFO buffering can be mixed)
- El²OS Automatic transfer function indep.of CPU; 10 ch. of intelligent I/O Services
- 18-bit Time-base counter

(Continued)

■ PACKAGE



- Powerful interrupt functions (8 progr. priority levels; 8 external interrupts)
- Watchdog Timer
- 2 full duplex UARTs; UART0 supports 10.4 KBaud (USA standard), UART 1 also for serial transfer with clock (SCI) programmable
- Serial I/O: 1ch for synchronous data transfer
- A/D Converter: 8 ch. analog inputs (Resolution 10 bits or 8 bits)
- 16-bit reload timer * 2ch
- ICU (Input capture) 16bit * 4 ch
- OCU (Output compare) 16bit * 4ch
- 16-bit Programmable Pulse Generator 6ch
- Stepping Motor Controller 4ch
- Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)
- 4-byte instruction execution queue
- signed multiply (16bit*16bit) and divide (32bit/16bit) instructions available
- Program Patch Function
- · Fast Interrupt processing
- Low Power Consumption 7 different power saving modes: (Sleep, Stop, CPU intermittent mode, Hardware standby pin,...)
- Package: 100-pin plastic QFP

Controller Area Network (CAN) - License of Robert Bosch GmbH

■ PRODUCT LINEUP


The following table provides a quick outlook of the MB90595 Series

Features	MB90V595	MB90F598	MB90598			
CPU	F ² MC-16LX CPU					
System clock	On-chip PLL clock multiplier (x1, x2, x3, x4, 1/2 when PLL stop) Minimum instruction execution time: 62.5 ns (4 MHz osc. PLL x4)					
ROM	External	Boot-block Flash memory 128 Kbytes Hard-wired reset vector	Mask ROM 128 Kbytes			
RAM	6 Kbytes	4 Kbytes	4 Kbytes			
Technology	0.5 µm CMOS with on-chip voltage regula- tor for internal power supply	0.5 μm CMOS with on-chip voltage regulator for internal power supply + Flash memory On-chip charge pump for programming voltage	0.5 μm CMOS with on-chip voltage regula- tor for internal power supply			
Operating voltage range		5 V ± 10%				
Temperature range		– 40 to 85 °C				
Package	PGA-256	QFP100				
UART0	Baud rate: 4808	le buffer ronous/synchronous (with start/stop bit) transfer /5208/9615/10417/19230/38460/62500/500000bps (asynchron /1M/2Mbps (synchronous) at System clock = 16MHz	ous)			
UART1 (SCI)	Baud rate: 1202	le buffer start-stop synchronized) and CLK-synchronous communication /2404/4808/9615/31250bps (asynchronous) K/125K/250K/500K/1Mbps (synchronous) at 6,8,10,12,16 MHz				
Serial IO	Supports interna Supports positive	started from MSB or LSB I clock synchronized transfer and external clock synchronized to e-edge and negative-edge clock synchronization 5K/62.5K/125K/500K/1Mbps at System clock = 16MHz	transfer			
A/D Converter	8 input channels	10-bit or 8-bit resolution 8 input channels Conversion time: 26.3μs (per one channel)				
16-bit Reload Timer (2 channels)		Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock frequency) Supports External Event Count function				
Stepper Motor Controller (4 channels)	Synchronized tw	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel Succeeds to MB89940 design resource				
16-bit IO Timer	Supports Timer	Signals an interrupt when overflow Supports Timer Clear when a match with Output Compare(Channel 0) Operation clock freq.: fsys/2 ² , fsys/2 ⁶ , fsys/2 ⁸ (fsys = System clock freq.)				

(Continued) Features	MB90V595	MB90F598	MB90598				
16-bit Output Compare (4 channels)	Signals an interrupt when a match with 16-bit IO Timer Four 16-bit compare registers A pair of compare registers can be used to generate an output signal						
16-bit Input Capture (4 channels)	Rising edge, falling edge or rising & falling edge sensitive Four 16-bit Capture registers Signals an interrupt upon external event						
8/16-bit Programmable Pulse Generator (6channels)	Twelve 8-bit reload counter Twelve 8-bit reload register Twelve 8-bit reload register A pair of 8-bit reload counter 8-bit prescaler plus 8-bit 6 output pins Operation clock freq.: fsys	Supports 8-bit and 16-bit operation modes Twelve 8-bit reload counters Twelve 8-bit reload registers for L pulse width Twelve 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter 6 output pins Operation clock freq.: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128µs@fosc=4MHz (fsys = System clock frequency, fosc = Oscillation clock frequency)					
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps						
External Interrupt (8 channels)	Can be programmed edge	sensitive or level sensitive					
IO Ports	All push-pull outputs and s	an be used as general purpose IO schmitt trigger inputs input/output or peripheral signal					
Flash Memory		Supports automatic programming, Embedded AlgorithmTM*1 Write/Erase/Erase-Suspend/ Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Flash Writer from Minato Electronics Inc. Boot block configuration Erase can be performed on each block Block protection with external programming voltage					

^{*1:} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

82 X0 A Oscillation input 83 X1 Oscillation output 77 RST B Reset input 52 HST C Hardware standby 85 to 88 P00 to P03 General purpose Id IN0 to IN3 Inputs for the Input	0		
83 X1 Oscillation output 77 RST B Reset input 52 HST C Hardware standby 85 to 88 P00 to P03 G General purpose IC	0		
52 HST C Hardware standby P00 to P03 General purpose IG	0		
P00 to P03 General purpose IG	0		
85 to 88 G			
IN0 to IN3 Inputs for the Input	t Captures		
• • • • • • • • • • • • • • • • • • • •			
P04 to P07 General purpose I0	0		
89 to 92 OUT0 to OUT3 G Outputs for the Ou	tput Compares.		
P10 to P15 General purpose IC	0		
93 to 98 PPG0 to PPG5 D Outputs for the Pro	ogrammable Pulse Generators		
P16 General purpose IG	0		
99 TIN1 D TIN input for the 16	6-bit Reload Timer 1		
P17 General purpose IG	0		
TOT1 D TOT output for the	16-bit Reload Timer 1		
1 to 8 P20 to P27 G General purpose IG	0		
9 to 10 P30 to P31 G General purpose I6	0		
12 to 16 P32 to P36 G General purpose I6	0		
17 P37 D General purpose IG	General purpose IO		
P40 General purpose IG	0		
SOT0 G SOT output for UA	RT 0		
P41 General purpose IG	0		
SCK0 G SCK input/output f	or UART 0		
P42 General purpose IG	0		
SIN0 G SIN input for UAR	ТО		
P43 General purpose IG	0		
SIN1 G SIN input for UAR	Т 1		
P44 General purpose IG	0		
SCK1 G SCK input/output f	or UART 1		
P45 General purpose IG	0		
SOT1 G SOT output for UA	RT 1		
P46 General purpose IG	0		
SOT2 G SOT output for the	Serial IO		
P47 General purpose IG	0		
SCK2 G SCK input/output f	or the Serial IO		

No.	Pin name	Circuit type	Function
28	P50	D	General purpose IO
20	SIN2	D	SIN Input for the Serial IO
29 to 32	P51 to P54	D	General purpose IO
29 10 32	INT4 to INT7	D	External interrupt input for INT4 to INT7
33	P55	D	General purpose IO
33	ADTG	D	Input for the external trigger of the A/D Converter
38 to 41	P60 to P63	E	General purpose IO
30 10 41	AN0 to AN3	_	Inputs for the A/D Converter
43 to 46	P64 to P67	E	General purpose IO
43 10 40	AN4 to AN7	١	Inputs for the A/D Converter
47	P56	D	General purpose IO
47	TIN0	ט	TIN input for the 16-bit Reload Timer 0
48	P57	D	General purpose IO
40	TOT0	D	TOT output for the 16-bit Reload Timer 0
	P70 to P73		General purpose IO
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepper Motor Controller channel 0
	P74 to P77		General purpose IO
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepper Motor Controller channel 1
	P80 to P83		General purpose IO
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepper Motor Controller channel 2
	P84 to P87		General purpose IO
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepper Motor Controller channel 3
71	P90	C	General purpose IO
74	TX	D	TX output for CAN Interface
75	P91	C	General purpose IO
75	RX	D	RX input for CAN Interface

No.	Pin name	Circuit type	Function
76	P92	D	General purpose IO
70	INT0	D	External interrupt input for INT0
70 to 90	P93 to P95	D	General purpose IO
78 to 80	INT1 to INT3	D	External interrupt input for INT1 to INT3
58, 68	DVcc		Dedicated power supply pins for the high current outputbuffers (Pin No. 54 to 72)
53, 63, 73	DVss		Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AVcc		Dedicated power supply pin for the A/D Converter
37	AVss		Dedicated ground pin for the A/D Converter
35	AVR+		Upper reference voltage input for the A/D Converter
36	AVR-		Lower reference voltage input for the A/D Converter
49, 50	MD0 MD1	С	Test mode inputs. These pins should be connected to VCC
51	MD2	Н	Test mode input. This pin should be connected to VSS
27	С		External capacitor pin. A capacitor of 0.1μF should be connected to this pin and VSS.
23, 84	Vcc		Power supply pins
11, 42, 81	Vss		Ground pins

■ I/O CIRCUIT TYPE

Circuit Type	Circuit	Remarks
A	X1 X0 Standby control signal	Oscillation feedback resistor: 1 MΩ approx.
В	R HYS	Hysteresis input with pull-up Resistor: 50 kΩ approx.
С	R HYS	Hysteresis input
D	Vcc P-ch N-ch HYS	CMOS output Hysteresis input

Circuit Type	Circuit	Remarks
E	P-ch N-ch Analog input R HYS	CMOS output Hysteresis input Analog input
F	P-ch High current N-ch HYS	CMOS high current output Hysteresis input
G	P-ch N-ch R HYS R TTL	CMOS output Hysteresis input TTL input (MB90F598, only in Flash mode)

Circuit Type	Circuit	Remarks
Н	R HYS	Hysteresis input Pull-down Resistor: 50 Ω approx. (except MB90F598)

■ HANDLING DEVICES

(1)Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:


- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.
 Latch-up may increase the power supply current drastically, causing thermal damage to the device.

(2)Handling unused input pins

Do not leave unused input pins open, as doing so may cause misoperation of the device. Use a pull-up or pull-down resistor.

(3)Using external clock


To use external clock, drive the X0 and X1 pins in reverse phase. See diagram below.



Using external clock

(4)Power supply pins (Vcc/Vss)

Ensure that all Vcc-level power supply pins are at the same potential. In addition, ensure the same for all Vss-level power supply pins. (See the figure below.) If there are more than one Vcc or Vss system, the device may operate incorrectly even within the guaranteed operating range.



(5) Pull-up/down resistors

The MB90595 Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply(AVcc, AVR + , AVR -) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVR + or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVR + = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more ms (0.2 V to 2.7 V).

(11) Initialization


In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.

(12) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00h".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are setting other than "00h", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

■ BLOCK DIAGRAM



■ MEMORY SPACE

The memory space of the MB90595 Series is shown below

	MB90V595		MB90598/F598	
FFFFFH FF0000H	ROM (FF bank)	FFFFFH FF0000H	ROM (FF bank)	
FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)	
FDFFFFH FD0000H	ROM (FD bank)			
FCFFFFH FC0000H	ROM (FC bank)			
00FFFFн 004000н	ROM (Image of FF bank)	00FFFFн 004000н	ROM (Image of FF bank)	
001FFFн 001900н 0018FFн	Peripheral	001FFFн 001900н	Peripheral	
000100н	RAM 6 K	0010FFн 000100н	RAM 4 K	
0000BFн 000000н	Peripheral	0000ВFн 000000н	Peripheral	

Memory space map

The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF4000H and FFFFFH is visible in bank 00, while the image between FF0000H and FF3FFFH is visible only in bank FF.

■ I/O MAP

Address	Register	Abbreviation	Access	Pripheral	Initial value
00 н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX B
01 н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX B
02 н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX B
03 н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX B
04 н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX B
05 н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX B
06 н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX B
07 н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX B
08 н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX B
09 н	Port 9 data register	PDR9	R/W	Port 9	XXXXXX B
0A to 0F н		Reserv	/ed		•
10 н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11 н	Port 1 direction register	DDR1	R/W	Port 1	00000000
12 н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13 н	Port 3 direction register	DDR3	R/W	Port 3	00000000
14 н	Port 4 direction register	DDR4	R/W	Port 4	00000000
15 н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16 н	Port 6 direction register	DDR6	R/W	Port 6	00000000
17 н	Port 7 direction register	DDR7	R/W	Port 7	00000000
18 н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19 н	Port 9 direction register	DDR9	R/W	Port 9	000000в
1А н		Reserv	/ed		
1В н	Analog Input Enable	ADER	R/W	Port 6, A/D	11111111
1C to 1F н		Reserv	/ed		
20 н	Serial Mode Control Register 0	UMC0	R/W		00000100в
21 н	Status Register 0	USR0	R/W		00010000в
22 н	Input/Output Data Register 0	UIDR0/ UODR0	R/W	UART0	XXXXXXXX B
23 н	Rate and Data Register 0	URD0	R/W		000000XB
24 н	Serial Mode Register 1	SMR1	R/W		00000000в
25 н	Serial Control Register 1	SCR1	R/W	UART1	00000100в
26 н	Input/Output Data Register 1	SIDR1/ SODR1	R/W		XXXXXXXX B
27 н	Serial Status Register 1	SSR1	R/W		00001_00в
28 н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в

Address	Register	Abbreviation	Access	Pripheral	Initial value	
29 to 2A н	Reserved					
2В н	Serial IO Prescaler	SCDCR	R/W		01111в	
2С н	Serial Mode Control	SMCS	R/W		0000в	
2D н	Serial Mode Control	SMCS	R/W	Serial IO	0000010в	
2Е н	Serial Data	SDR	R/W		XXXXXXXX B	
2F н	Edge Selector	SES	R/W		0в	
30 н	External Interrupt Enable	ENIR	R/W		00000000в	
31 н	External Interrupt Request	EIRR	R/W	External Interrupt	XXXXXXXX B	
32 н	External Interrupt Level	ELVR	R/W	External Interrupt	00000000в	
33 н	External Interrupt Level	ELVR	R/W		00000000в	
34 н	A/D Control Status 0	ADCS0	R/W		00000000в	
35 н	A/D Control Status 1	ADCS1	R/W	A/D Converter	00000000в	
36 н	A/D Data 0	ADCR0	R		XXXXXXXX B	
37 н	A/D Data 1	ADCR1	R/W		00001_XXв	
38 н	PPG0 operation mode control register	PPGC0	R/W	16-bit Program- able Pulse Generator 0/1	0_0001в	
39 н	PPG1 operation mode control register	PPGC1	R/W		0_00001в	
3А н	PPG0 and PPG1 clock select register	PPG01	R/W		000000в	
3В н		Reserve	d			
3С н	PPG2 operation mode control register	PPGC2	R/W	16-bit Program-	0_0001в	
3D н	PPG3 operation mode control register	PPGC3	R/W	able Pulse	0_00001в	
3Е н	PPG2 and PPG3 clock select register	PPG23	R/W	Generator 2/3	000000в	
3F н		Reserve	d			
40 н	PPG4 operation mode control register	PPGC4	R/W	16-bit Program-	0_0001в	
41 н	PPG5 operation mode control register	PPGC5	R/W	able Pulse	0_00001в	
42 н	PPG4 and PPG5 clock select register	PPG45	R/W	Generator 4/5	000000в	
43 н		Reserve	d			
44 н	PPG6 operation mode control register	PPGC6	R/W	16-bit Program-	0_0001в	
45 н	PPG7 operation mode control register	PPGC7	R/W	able Pulse	0_00001в	
46 н	PPG6 and PPG7 clock select register	PPG67	R/W	Generator 6/7	000000в	
47 н		Reserve	d			
48 н	PPG8 operation mode control register	PPGC8	R/W	16-bit Program-	0_0001в	
49 н	PPG9 operation mode control register	PPGC9	R/W	able Pulse	0_00001в	
4А н	PPG8 and PPG9 clock select register	PPG89	R/W	Generator 8/9	000000в	
4В н		Reserve	d			

Address	Register	Abbreviation	Access	Pripheral	Initial value
4С н	PPGA operation mode control register	PPGCA	R/W	16-bit	0_0001в
4D н	PPGB operation mode control register	PPGCB	R/W	Programable Pulse	0_00001в
4Е н	PPGA and PPGB clock select register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0B
4 F н		Reserved			
50 н	Timer Control Status 0	TMCSR0	R/W		0 0 0 0 0 0 0 0 B
51 н	Timer Control Status 0	TMCSR0	R/W		ООООВ
52 н	Timer 0/Reload 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX B
53 н	Timer 0/Reload 0	TMR0/ TMRLR0	R/W		XXXXXXXX B
54 н	Timer Control Status 1	TMCSR1	R/W		0 0 0 0 0 0 0 0 B
55 н	Timer Control Status 1	TMCSR1	R/W		0000в
56 н	Timer 1/Reload 1	TMR1/ TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX B
57 н	Timer 1/Reload 1	TMR1/ TMRLR1	R/W		XXXXXXXX B
58 н	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	000000в
59 н	Output Compare Control Status 1	OCS1	R/W		00000в
5А н	Output Compare Control Status 2	OCS2	R/W	Output	000000в
5В н	Output Compare Control Status 3	OCS3	R/W	Compare 2/3	00000в
5С н	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	$0\ 0\ 0\ 0\ 0\ 0\ 0\ B$
5D н	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 _B
5Е н	PWM Control 0	PWC0	R/W	Stepping Motor Controller 0	000000в
5F н		Reserved			
60 н	PWM Control 1	PWC1	R/W	Stepping Motor Controller 1	000000в
61 н		Reserved			
62 н	PWM Control 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0 B
63 н		Reserved			
64 н	PWM Control 3	PWC3	R/W	Stepping Motor Controller 3	000000в
65 н	Reserved				
66 н	Timer Data	TCDT	R/W		00000000
67 н	Timer Data	TCDT	R/W	IO Timer	00000000
68 н	Timer Control	TCCS	R/W		0000000в
69 to 6E н		Reserved			(Continued)

Address	Register	Abbreviation	Access	Pripheral	Initial value
6F н	ROM Mirror	ROMM	R/W	ROM Mirror	1 в
70 н	PWM1 Compare 0	PWC10	R/W		XXXXXXXX B
71 н	PWM2 Compare 0	PWC20	R/W	Stepping Motor	XXXXXXXX B
72 н	PWM1 Select 0	PWS10	R/W	Controller 0	000000в
73 н	PWM2 Select 0	PWS20	R/W		_0000000 _B
74 н	PWM1 Compare 1	PWC11	R/W		XXXXXXXX B
75 н	PWM2 Compare 1	PWC21	R/W	Stepping Motor	XXXXXXXX B
76 н	PWM1 Select 1	PWS11	R/W	Controller 1	000000в
77 н	PWM2 Select 1	PWS21	R/W		_0000000 _B
78 н	PWM1 Compare 2	PWC12	R/W		XXXXXXXX B
79 н	PWM2 Compare 2	PWC22	R/W	Stepping Motor	XXXXXXXX B
7А н	PWM1 Select 2	PWS12	R/W	Controller 2	000000в
7В н	PWM2 Select 2	PWS22	R/W		_0000000B
7С н	PWM1 Compare 3	PWC13	R/W		XXXXXXXX B
7D н	PWM2 Compare 3	PWC23	R/W	Stepping Motor	XXXXXXXX B
7Е н	PWM1 Select 3	PWS13	R/W	Controller 3	000000в
7F н	PWM2 Select 3	PWS23	R/W		_0000000B
80 to 8F н	CAN Controller.	Refer to section	about C	AN Controller	
90 to 9D н		Reserved	I		
9Е н	ROM Correction Control Status	PACSR	R/W	ROM Correction	0 0 0 0 0 0 0 0 _B
9F н	Delayed Interrupt/release	DIRR	R/W	Delayed Interrupt	Ов
А0 н	Low-power Mode	LPMCR	R/W	Low Power Controller	00011000в
А1 н	Clock Selector	CKSCR	R/W	Low Power Controller	11111100в
A2 to A7 н		Reserved			
А8 н	Watchdog Control	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9 н	Time Base Timer Control	TBTC	R/W	Time Base Timer	100100в
AA to AD н		Reserved			
АЕ н	Flash Control Status (MB90F598 only. Otherwise reserved)	FMCS	R/W	Flash Memory	000Х0000в
AF н		Reserved	İ		
В0 н	Interrupt control register 00	ICR00	R/W		00000111в
В1 н	Interrupt control register 01	ICR01	R/W	Intonument a section II a se	00000111в
В2 н	Interrupt control register 02	ICR02	R/W	Interrupt controller	00000111в
В3 н	Interrupt control register 03	ICR03	R/W		00000111в
L		<u>I</u>	I		(Continued)

Address	Register	Abbreviation	Access	Pripheral	Initial value
В4 н	Interrupt control register 04	ICR04	R/W		00000111в
В5 н	Interrupt control register 05	ICR05	R/W		00000111в
В6 н	Interrupt control register 06	ICR06	R/W		00000111в
В7 н	Interrupt control register 07	ICR07	R/W		00000111в
В8 н	Interrupt control register 08	ICR08	R/W		00000111в
В9 н	Interrupt control register 09	ICR09	R/W	Interrupt controller	00000111в
ВА н	Interrupt control register 10	ICR10	R/W	interrupt controller	00000111в
ВВ н	Interrupt control register 11	ICR11	R/W		00000111в
ВС н	Interrupt control register 12	ICR12	R/W		00000111в
BD н	Interrupt control register 13	ICR13	R/W		00000111в
ВЕ н	Interrupt control register 14	ICR14	R/W		00000111в
BF н	Interrupt control register 15	ICR15	R/W		00000111в
CO to FF н		Rese	rved		
1900 н	Reload L	PRLL0	R/W		XXXXXXXX B
1901 н	Reload H	PRLH0	R/W	16-bit Programable Pulse	XXXXXXXX B
1902 н	Reload L	PRLL1	R/W	Generator 0/1	XXXXXXXX B
1903 н	Reload H	PRLH1	R/W		XXXXXXXX B
1904 н	Reload L	PRLL2	R/W		XXXXXXXX B
1905 н	Reload H	PRLH2	R/W	16-bit Programable Pulse	XXXXXXXX B
1906 н	Reload L	PRLL3	R/W	Generator 2/3	XXXXXXXX B
1907 н	Reload H	PRLH3	R/W		XXXXXXXX B
1908 н	Reload L	PRLL4	R/W		XXXXXXXX B
1909 н	Reload H	PRLH4	R/W	16-bit Programable Pulse	XXXXXXXX B
190А н	Reload L	PRLL5	R/W	Generator 4/5	XXXXXXXX B
190В н	Reload H	PRLH5	R/W		XXXXXXXX B
190С н	Reload L	PRLL6	R/W		XXXXXXXX B
190D н	Reload H	PRLH6	R/W	16-bit Programable Pulse	XXXXXXXX B
190Е н	Reload L	PRLL7	R/W	Generator 6/7	XXXXXXXX B
190F н	Reload H	PRLH7	R/W		XXXXXXXX B
1910 н	Reload L	PRLL8	R/W		XXXXXXXX B
1911 н	Reload H	PRLH8	R/W	16-bit Programable	XXXXXXXX B
1912 н	Reload L	PRLL9	R/W	Pulse Generator 8/9	XXXXXXXX B
1913 н	Reload H	PRLH9	R/W		XXXXXXXX B
1914 н	Reload L	PRLLA	R/W	16-bit Programable	XXXXXXXX B
1915 н	Reload H	PRLHA	R/W	Pulse Generator A/B	XXXXXXXX B

Address	Register	Abbreviation	Access	Pripheral	Initial value
1916 н	Reload L	PRLLB	R/W	16-bit Programable	XXXXXXXX B
1917 н	Reload H	PRLHB	R/W	Pulse Generator A/B	XXXXXXXX B
1918 to 191F н					
1920 н	Input Capture 0	IPCP0	R		XXXXXXXX B
1921 н	Input Capture 0	IPCP0	R	Input Captue 0/1	XXXXXXXX B
1922 н	Input Capture 1	IPCP1	R	input Captue 0/1	XXXXXXX B
1923 н	Input Capture 1	IPCP1	R		XXXXXXXX B
1924 н	Input Capture 2	IPCP2	R		XXXXXXXX B
1925 н	Input Capture 2	IPCP2	R	Innut Contue 2/2	XXXXXXXX B
1926 н	Input Capture 3	IPCP3	R	Input Captue 2/3	XXXXXXXX B
1927 н	Input Capture 3	IPCP3	R		XXXXXXXX B
1928 н	Output Compare 0	OCCP0	R/W		XXXXXXXX B
1929 н	Output Compare 0	OCCP0	R/W	Output Company 0/4	XXXXXXXX B
192А н	Output Compare 1	OCCP1	R/W	Output Compare 0/1	XXXXXXXX B
192В н	Output Compare 1	OCCP1	R/W		XXXXXXXX B
192С н	Output Compare 2	OCCP2	R/W		XXXXXXXX B
192D н	Output Compare 2	OCCP2	R/W	Output Compare 2/2	XXXXXXXX B
192Е н	Output Compare 3	OCCP3	R/W	Output Compare 2/3	XXXXXXXX B
192F н	Output Compare 3	OCCP3	R/W		XXXXXXXX B
1930 to 19FF н		Res	served		
1A00 to 1AFF н	CAN Con	troller. Refer to	section ab	out CAN Controller	
1B00 to 1BFF н	CAN Con	troller. Refer to s	section ab	out CAN Controller	
1C00 to 1EFF н		Res	served		
1FF0 н	ROM Correction Address 0	PADR0	R/W		XXXXXXXX B
1FF1 н	ROM Correction Address 1	PADR0	R/W		XXXXXXXX B
1FF2 н	ROM Correction Address 2	PADR0	R/W	DOM Composition	XXXXXXXX B
1FF3 н	ROM Correction Address 3	PADR1	R/W	ROM Correction	XXXXXXXX B
1FF4 н	ROM Correction Address 4	PADR1	R/W		XXXXXXXX B
1FF5 н	ROM Correction Address 5	PADR1	R/W		XXXXXXXX B
1FF6 to 1FFF н		Res	served		

Note Initial value of "_" represents unused bit, "X" represents unknown value.

Addresses in the range 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results reading "X" and any write access should not be performed.

■ CAN CONTROLLER

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbits/s to 2 Mbits/s (when input clock is at 16 MHz)

List of Control Registers

Address	Register	Abbreviation	Access	Initial Value
000080н	Message buffer valid register	BVALR	R/W	0000000 00000000
000081н	Wessage buller valid register	DVALK	K/VV	00000000 0000000B
000082н	Transmit request register	TREQR	R/W	0000000 00000000
000083н	— Transmit request register	IKEQK	K/VV	00000000 0000000B
000084н	Transmit cancel register	TCANR	W	0000000 00000000
000085н	— Transmit cancer register	ICANK	VV	00000000 0000000B
000086н	Transmit complete register	TCR	R/W	0000000 00000000
000087н	— Transmit complete register	TCK	I K/VV	00000000 0000000B
000088н	Receive complete register	RCR	R/W	0000000 00000000
000089н	Receive complete register	KCK	K/VV	00000000 0000000B
00008Ан	Remote request receiving register	RRTRR	R/W	0000000 00000000
00008Вн	Remote request receiving register	KKTKK	IX/VV	00000000 0000000
00008Сн	Receive overrun register	ROVRR	R/W	00000000 00000000
00008Dн	- Receive overruit register	KOVKK	IX/VV	00000000 0000000
00008Ен	Receive interrupt enable register	RIER	R/W	00000000 00000000
00008Fн	— Receive interrupt errable register	RIER	IN/VV	00000000 0000000В
001В00н	Control status register	CSR	R/W, R	00000 00-1в
001В01н	Control status register	CSIX	17/77, 17	00000 00-18
001В02н	Last event indicator register	LEIR	R/W	000-000в
001В03н	Last event indicator register	LEIK	IX/VV	000-000B
001В04н	Receive/transmit error counter	RTEC	R	0000000 00000000
001В05н	Receive/transmit error counter	RIEC	, r	OUUUUUU UUUUUUUB
001В06н	Pit timing register	BTR	R/W	-1111111 11111111в
001В07н	Bit timing register	DIK	F\/VV	

Address	Register	Abbreviation	Access	Initial Value
001В08н	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX
001В09н	TIDE register	IDEK	IX/VV	AAAAAAA AAAAAAAA
001В0Ан	Transmit RTR register	TRTRR	R/W	0000000 00000000
001В0Вн	Transmit ix iix register	TIVITAL	17/ 77	0000000 0000000B
001В0Сн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX
001В0Dн	Tremote marne receive waiting register	IXI VVIIX	17/ / /	AAAAAAA AAAAAAAA
001В0Ен	Transmit interrupt enable register	TIER	R/W	0000000 00000000
001В0Гн	Transmit interrupt enable register	HEIX	17/ / /	0000000 0000000B
001В10н				XXXXXXXX XXXXXXXX
001В11н	Acceptance mask select register	AMSR	R/W	700000000000000000000000000000000000000
001В12н	Acceptance mask select register	AMOR		XXXXXXXX XXXXXXXX
001В13н				ANNANAN ANNANAB
001В14н				XXXXXXXX XXXXXXXX
001В15н	Acceptance mask register 0	AMR0	DAA	AAAAAAA AAAAAAAA
001В16н	Acceptance mask register o	AWKU	R/W	XXXXX XXXXXXXXB
001В17н				
001В18н				XXXXXXXX XXXXXXXX
001В19н	Acceptance mask register 1	AMR1	R/W	
001В1Ан	- Acceptance mask register 1	AIVIR	r./VV	XXXXX XXXXXXXX
001В1Вн				^^^^^

List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXB to XXXXXXXXB
001A20н 001A21н				XXXXXXX XXXXXXX
001A22н 001A23н	ID register 0	IDR0	R/W	XXXXX XXXXXXXXB
001А24н				XXXXXXXX XXXXXXXXB
001A25н 001A26н 001A27н	ID register 1	IDR1	R/W	XXXXX XXXXXXXX
001A28н 001A29н				XXXXXXXX XXXXXXXX
001A2Aн 001A2Bн	ID register 2	IDR2	R/W	XXXXX XXXXXXXXB
001A2Cн 001A2Dн				XXXXXXXX XXXXXXXX
001A2Eн 001A2Fн	ID register 3	IDR3	R/W	XXXXX XXXXXXXXB
001A30н 001A31н	ID reciptor 4	IDD4	DAM	XXXXXXXX XXXXXXXB
001A32н 001A33н	ID register 4	IDR4	R/W	XXXXX XXXXXXXXB
001A34н 001A35н	ID no viotou 5	IDDs	DAM	XXXXXXXX XXXXXXXB
001A36н 001A37н	ID register 5	IDR5	R/W	XXXXX XXXXXXXXB
001A38н 001A39н	ID versioner C	IDDA	DAA'	XXXXXXXX XXXXXXXXB
001А3Ан 001А3Вн	ID register 6	IDR6	R/W	XXXXX XXXXXXXXB
001A3Cн 001A3Dн	ID	10.57	DAY.	XXXXXXXX XXXXXXXXB
001А3Ен 001А3Fн	ID register 7	IDR7	R/W	XXXXX XXXXXXXXB

Address	Register	Abbreviation	Access	Initial Value
001А40н				XXXXXXXX XXXXXXX
001А41н	ID register 8	IDR8	R/W	VVVVVVV VVVVVV
001А42н	To register o	IDRO	IT/VV	XXXXX XXXXXXXXB
001А43н				VVVV VVVVVVVR
001А44н				XXXXXXXX XXXXXXX
001А45н	ID register 9	IDR9	R/W	VVVVVVV VVVVVV
001А46н	Tegister 9	IDK9	IN/VV	XXXXX XXXXXXXXB
001А47н				VVVV VVVVVVV
001А48н				XXXXXXXX XXXXXXX
001А49н	ID register 10	IDR10	R/W	VVVVVVV VVVVVV
001А4Ан	Tegister 10	IDICIO	IX/VV	XXXXX XXXXXXXX _B
001А4Вн				XXXXX XXXXXXXX
001А4Сн				XXXXXXXX XXXXXXXX
001А4Dн	ID register 11	IDR11	R/W	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
001А4Ен	ib register 11	IX/VV	XXXXX XXXXXXXXB	
001А4Гн				////// ////////////////////////////
001А50н				XXXXXXXX XXXXXXXXB
001А51н	ID register 12	IDR12	R/W	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
001А52н	To register 12	IDICIZ	17,77	XXXXX XXXXXXXX _B
001А53н				70000 70000000B
001А54н				XXXXXXXX XXXXXXX
001А55н	ID register 13	IDR13	R/W	700000000000000000000000000000000000000
001А56н	Togister To	IBICIO	10,00	XXXXX XXXXXXXX _B
001А57н				700000 700000000
001А58н				XXXXXXXX XXXXXXXXB
001А59н	ID register 14	IDR14	R/W	
001А5Ан	. Signotor 11	IDICIT	10,00	XXXXX XXXXXXXX _B
001А5Вн				.0000. 70000000
001А5Сн				XXXXXXXX XXXXXXXXB
001А5Дн	ID register 15	IDR15	R/W	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
001А5Ен	. J. J. Gylotor 10	151(10	10,00	XXXXX XXXXXXXX _B
001А5Гн				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value	
001А60н	DIO	DI ODO	DAM	WWW	
001А61н	DLC register 0	DLCR0	R/W	XXXX _B	
001А62н	DI C. register 1	DI CD4	DAM	VVV-	
001А63н	DLC register 1	DLCR1	R/W	XXXX _B	
001А64н	DLC register 2	DLCR2	R/W	XXXX _в	
001А65н	DLC Tegister 2	DLCR2	R/VV	VVVR	
001А66н	DLC register 3	DLCR3	R/W	XXXX _в	
001А67н	DEC Tegister 3	DLCKS	IN/VV	VVVR	
001А68н	DLC register 4	DLCR4	R/W	XXXX _в	
001А69н	DEC Tegister 4	DLCK4	IN/VV	XXXVR	
001А6Ан	DLC register 5	DLCR5	R/W	XXXX _в	
001А6Вн	DEC register 3	DEGRO	10,00	XXXXB	
001А6Сн	DLC register 6	DLCR6	R/W	XXXX _в	
001А6Dн	DEC register 0	DECINO	10,00	AAAB	
001А6Ен	DLC register 7	DLCR7	R/W	XXXX _В	
001А6Гн	DEC register /	DEGIN	10,00	//////////////////////////////////	
001А70н	DLC register 8	DLCR8	R/W	XXXX	
001А71н	DEG Tegister G	DEGINO	10,00	70000	
001А72н	DLC register 9	DLCR9	R/W	XXXX _B	
001А73н	DEC TOGISTICS	220110	1000	70000	
001А74н	DLC register 10	DLCR10	R/W	XXXX _B	
001А75н	DEC TOGISTOT TO	BEGITTO	1000	70000	
001А76н	DLC register 11	DLCR11	R/W	XXXX _B	
001А77н					
001А78н	DLC register 12	DLCR12	R/W	XXXX _B	
001А79н					
001А7Ан	DLC register 13	DLCR13	R/W	XXXX _B	
001А7Вн					
001А7Сн	DLC register 14	DLCR14	R/W	XXXX _B	
001А7Dн	Ŭ				
001А7Ен	DLC register 15	DLCR15	R/W	XXXX _B	
001А7Гн	Ŭ				
001A80н to 001A87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXB to XXXXXXXB	

Address	Register	Abbreviation	Access	Initial Value
001A88н to 001A8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB
001A90н to 001A97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXB to XXXXXXXXB
001A98н to 001A9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB
001AA0н to 001AA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB
001AA8н to 001AAFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXB
001AB0н to 001AB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXB
001AB8н to 001ABFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB
001AC0н to 001AC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB
001AC8н to 001ACFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXB to XXXXXXXXB
001AD0н to 001AD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXB to XXXXXXXXB
001AD8н to 001ADFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXB to XXXXXXXXB
001AE0н to 001AE7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXB to XXXXXXXXB
001AE8н to 001AEFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB
001AF0н to 001AF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB
001AF8н to 001AFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXB to XXXXXXXXB

■ INTERRUPT MAP

Intermed course	I ² OS	Interru	pt vector	Interrupt control register		
Interrupt cause	clear	Number	Address	Number	Address	
Reset	N/A	# 08	FFFFDCH			
INT9 instruction	N/A	# 09	FFFFD8 _H			
Exception	N/A	# 10	FFFFD4 _H			
CAN RX	N/A	# 11	FFFFD0 _H	ICR00	000000	
CAN TX/NS	N/A	# 12	FFFFCCH	ICKUU	0000В0н	
External Interrupt (INT0/INT1)	*1	# 13	FFFFC8 _H	ICD04	0000P4	
Time Base Timer	N/A	# 14	FFFFC4 _H	ICR01	0000В1н	
16-bit Reload Timer 0	*1	# 15	FFFFC0 _H	ICR02	0000В2н	
A/D Converter	*1	# 16	FFFFBCH	ICKUZ	0000BZH	
I/O Timer	N/A	# 17	FFFFB8 _H	ICR03	0000ВЗн	
External Interrupt (INT2/INT3)	*1	# 18	FFFFB4 _H	ICKUS	ООООВЗН	
Serial I/O	*1	# 19	FFFFB0 _H	ICR04	000000	
External Interrupt (INT4/INT5)	*1	# 20	FFFFAC⊢	ICKU4	0000В4н	
Input Capture 0	*1	# 21	FFFFA8 _H	ICR05	0000В5н	
PPG 0/1	N/A	# 22	FFFFA4 _H	ICKUS	ООООВЭН	
Output Compare 0	*1	# 23	FFFFA0 _H	ICR06	0000В6н	
PPG 2/3	N/A	# 24	FFFF9C _H	ICKUU		
External Interrupt (INT6/INT7)	*1	# 25	FFFF98⊦	ICR07	0000В7н	
Input Capture 1	*1	# 26	FFFF94 _H	ICKU1		
PPG 4/5	N/A	# 27	FFFF90⊦	ICR08	0000В8н	
Output Compare 1	*1	# 28	FFFF8C _H	ICKUO	ООООВОН	
PPG 6/7	N/A	# 29	FFFF88 _H	ICR09	0000В9н	
Input Capture 2	*1	# 30	FFFF84 _H	ICKU9	ООООБЭН	
PPG 8/9	N/A	# 31	FFFF80 _H	ICR10	0000ВАн	
Output Compare 2	*1	# 32	FFFF7C _H	ICKIU	UUUUDAH	
Input Capture 3	*1	# 33	FFFF78⊦	ICR11	0000ВВн	
PPG A/B	N/A	# 34	FFFF74 _H	ICKTT	ООООВЬН	
Output Compare 3	*1	# 35	FFFF70 _H	ICR12	0000ВСн	
16-bit Reload Timer 1	*1	# 36	FFFF6C _H	ICK12	ООООВСН	
UART 0 RX	*2	# 37	FFFF68⊦	ICR13	0000ВДн	
UART 0 TX	*1	# 38	FFFF64 _H	ICKIS	ИОООВЫН	
UART 1 RX	*2	# 39	FFFF60 _H	ICD14	00000	
UART 1 TX	*1	# 40	FFFF5C _H	ICR14	0000ВЕн	
Flash Memory	N/A	# 41	FFFF58 _H	ICD15	0000PE	
Delayed interrupt	N/A	# 42	FFFF54 _H	ICR15	0000ВFн	

- *1: The interrupt request flag is cleared by the I²OS interrupt clear signal.
- *2: The interrupt request flag is cleared by the I²OS interrupt clear signal. A stop request is available.
- N/A:The interrupt request flag is not cleared by the I²OS interrupt clear signal.
- Note: For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the I²OS interrupt clear signal.
- Note: At the end of I²OS, the I²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the I²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the I²OS clear signal caused by the first event. So it is recommended not to use the I²OS for this interrupt number.
- Note: If I²OS is enabled, I²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same I²OS Descriptor which should be unique for each interrupt source.. For this reason, when one interrupt source uses the I²OS, the other interrupt should be disabled.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

Damanastan	Rated Value		11	(Vss = AVss = U V)			
Parameter	Symbol	Min.	Max.	Units	Remarks		
	Vcc	Vss - 0.3	Vss + 6.0	V			
Devices overally valte so	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1		
Power supply voltage	AVR±	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR±, AVR+ ≥ AVR-		
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc		
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2		
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2		
Clamp Current	I CLAMP	-2.0	2.0	mA			
"L" level max. output current	lol1	_	15	mA	Normal outputs		
"L" level avg. output current	lolav1	_	4	mA	Normal outputs, average value		
"L" level max. output current	lol2	_	40	mA	High current outputs		
"L" level avg. output current	lolav2	_	30	mA	High current outputs, average value		
"L" level max. overall output current	∑lol1	_	100	mA	Sum of all normal outputs		
"L" level max. overall output current	∑lol2		330	mA	Sum of all high current outputs		
"L" level avg. overall output current	∑lolav1	_	50	mA	Sum of all normal outputs, average value		
"L" level avg. overall output current	∑lolav2		250	mA	Sum of all high current outputs, average value		
"H" level max. output current	І он1	_	-15	mA	Normal outputs		
"H" level avg. output current	lohav1	_	-4	mA	Normal outputs, average value		
"H" level max. output current	І он2	_	-40	mA	High current outputs		
"H" level avg. output current	lohav2	_	-30	mA	High current outputs, average value		
"H" level max. overall output current	∑ I 0H1	_	-100	mA	Sum of all normal outputs		
"H" level max. overall output current	∑lo _{H2}	_	-330	mA	Sum of all high current outputs		
"H" level avg. overall output current	Σ lohav1	_	-50	mA	Sum of all normal outputs, average value		
"H" level avg. overall output current	∑lohav2	_	-250	mA	Sum of all high current outputs, average value		
Dower concumption	D-	_	500	mW	MB90F598		
Power consumption	P□		400	mW	MB90598		
Operating temperature	TA	-40	+85	°C			
Storage temperature	Тѕтс	-55	+150	°C			


^{*1:} Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.

^{*2:} V_1 and V_2 should not exceed $V_{CC} + 0.3V$. V_1 should not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_1 rating supercedes the V_1 rating.

2. Recommended Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Symbol Rated Value		Units	Remarks	
Farameter	Symbol	Min.	Тур.	Max.	Ullits	Kemarks
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation
Trower supply voltage	AVcc	3V		5.5	V	Maintains RAM data in stop mode
Input H voltage	Vihs	0.8 Vcc		Vcc +0.3	V	CMOS hysteresis input pin
Imput 11 voltage	Vінм	Vcc - 0.3		Vcc +0.3	V	MD input pin
Input L voltage	VILS	Vss - 0.3		0.2 Vcc	V	CMOS hysteresis input pin
Imput L voltage	VILM	Vss - 0.3		Vss +0.3	V	MD input pin
Smooth capacitor	Cs	0.022	0.1	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the VCC should be greater than this capacitor.
Operating temperature	TA	-40		+85	°C	



3. DC Characteristics

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Darameter	Symbol	Pin	·	V_1076, V	Value	Units	ĺ	
Parameter	Symbol		Condition	Min.	Тур.	Max.	Units	Remarks
Output H voltage	Vон1	Normal out- puts	$V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	V	
Output H voltage	V _{OH2}	High current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$	Vcc - 0.5	_		V	
Output L voltage	V _{OL1}	Normal out- puts	$V_{CC} = 4.5 \text{ V},$ $I_{OL1} = 4.0 \text{ mA}$	_	_	0.4	V	
Output L voltage	V _{OL2}	High current outputs	$Vcc = 4.5 V$, $Io_{L2} = 30.0 \text{ mA}$	_	_	0.5	V	
Input leak current	lıL		Vcc = 5.5 V, $Vss < V_1 < Vcc$	- 5	_	5	μΑ	
	Icc		Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At normal operat- ing	_	TBD	TBD	mA	MB90598
					60	90	mA	MB90F598
			Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At sleep Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At timer mode	_	TBD	TBD	mA	MB90598
Power supply current *	Iccs	Vcc		_	15	23	mA	MB90F598
				_	TBD	TBD	mA	MB90598
	Істѕ				_	0.6	mA	MB90F598
	Іссн		Vcc = 5.0 V±10%, At stop, T _A = 25°C	_	TBD	TBD	μΑ	MB90598
				_	_	20	μΑ	MB90F598
Input capacity	Cin	Other than C, AVcc, AVss, AVR+, AVR-, Vcc, Vss, DVcc, DVss	_	_	10	80	pF	

^{*:} Current values are tentative. They are subject to change without notice according to improvements in the characteristics. The power supply current testing conditions are when using the external clock.


4. AC Characteristics


(1) Clock Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin	Value			Units	Remarks		
Faranietei	Syllibol	FIII	Min.	Тур.	Max.	Ullits	Komarko		
Oscillation frequency	fc	X0, X1	3	_	16	MHz			
Oscillation cycle time	t CYL	X0, X1	62.5	_	333	ns			
Frequency deviation with PLL *	Δf	_	_	_	5	%			
Input clock pulse width	Pwh, PwL	X0	10	_	_	ns	Duty ratio is about 30 to 70%.		
Input clock rise and fall time	tcr, tcf	X0	_	_	5	ns	When using external clock		
Machine clock frequency	fcp	_	1.5	_	16	MHz			
Machine clock cycle time	t CP	_	62.5	_	666	ns			

*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







Example of Oscillation circuit




Make	Oscillator	Frequency (MHz)		C2 (pF)	R (Ω)	
TBD	TBD	4MHz	TBD	TBD	TBD	





AC characteristics are set to the measured reference voltage values below.




(2) Reset and Hardware Standby Input

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin	Value		Units	Remarks	
raiailletei	Symbol	FIII	Min.	Max.	Uiilla	iveillai ks	
Reset input time	t RSTL	RST	16 tcp	_	ns		
Hardware standby input time	t HSTL	HST	16 tcp		ns		

[&]quot;tcp" represents one cycle time of the machine clock.


Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.



(3)Power On Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Parameter	Symbol Pin		Test Condi-	Value		Units	Remarks
raiametei			tion	Min.	Max.	Units	iveillai ks
Power on rise time	t⊓	Vcc		0.05	30	ms	
Power off time	t off	Vcc	_	50	_	ms	Due to repetitive operation




(4) UART0/1, Serial I/O Timing


 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Parameter	Symbol Pin Symbol		Test Condition	Value		Unite	Remarks
raiailletei			rest Condition	Min.	Max.	Ullits	Remarks
Serial clock cycle time	t scyc	SCK0 to SCK2		8 tcp	_	ns	
$SCK \downarrow \ \Rightarrow \ SOT \ delay \ time$	tslov	SCK0 to SCK2, SOT0 to SOT2	Internal clock oper-	-80	80	ns	
Valid SIN ⇒ SCK ↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	ation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	100		ns	
$SCK \uparrow \Rightarrow Valid SIN hold time$	t sнıx	SCK0 to SCK2, SIN0 to SIN2		60		ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK2		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK2		4 tcp	_	ns	
$SCK\downarrow \Rightarrow SOT$ delay time	tsLOV	SCK0 to SCK2, SOT0 to SOT2	External clock operation output pins are	_	150	ns	
Valid SIN ⇒ SCK ↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	C _L = 80 pF + 1 TTL.	60		ns	
$SCK \uparrow \Rightarrow Valid SIN hold time$	t sнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Note:

- 1. AC characteristic in CLK synchronized mode.
- 2. C_L is load capacity value of pins when testing.
- 3. top is the machine cycle (Unit: ns).






(5) Timer Related Resource Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks
raiametei	Symbol		Condition	Min.	Max.	Units	Remarks
Input pulse width	t TIWH	TIN0, TIN1	_	4 tcp	_	ns	
	tTIWL	IN0 to IN3					



(6) Trigger Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin	Condition	Val	lue	Units	Remarks
raiailletei	Symbol	FIII	Condition	Min.	Max.	Ullits	Nemarks
Input pulse width	ttrgh ttrgl	INT0 to INT7, ADTG	_	5 t _{CP}	_	ns	



5. A/D Converter

($Vcc = AVcc = 5.0 \text{ V} \pm 10\%$, Vss = AVss = 0 V, $3.0 \text{ V} \le AVR_+ - AVR_-$, $T_A = -40 \text{ °C to } +85 \text{ °C}$)

Parameter	Symbol	Pin		Value		Units	Remarks
Parameter	Symbol	PIII	Min.	Min. Typ.		Units	Remarks
Resolution	_	_	_		10	bit	
Conversion error	_	_	_	_	±5.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential nonlinearity error	_	_	_	_	±1.9	LSB	
Zero reading voltage	Vот	AN0 to AN7	AVR 3.5	AVR- +0.5	AVR-+4.5	mV	
Full scale reading voltage	V _{FST}	AN0 to AN7	AVR+ - 6.5	AVR+ - 1.5	AVR+ + 1.5	mV	
Conversion time	_	_	_	352tc₽	_	ns	
Sampling time	_	_	_	64tcp	_	ns	
Analog port input current	lain	AN0 to AN7	-10	_	10	μΑ	
Analog input voltage range	Vain	AN0 to AN7	AVR-	_	AVR+	V	
Reference voltage range	_	AVR+	AVR- + 2.7	_	AVcc	V	
Reference voltage range	_	AVR-	0	_	AVR+ - 2.7	V	
Power supply current	lΑ	AVcc	_	5	_	mA	
Fower supply current	Іан	AVcc	_	_	5	μΑ	*
Peteronee voltage ourrent	IR	AVR+	200	400	600	μΑ	
Reference voltage current	IRH	AVR+	_	_	5	μΑ	*
Offset between input channels	_	AN0 to AN7			4	LSB	

^{*:} When not operating A/D converter, this is the current ($Vcc = AVcc = AVR_+ = 5.0 \text{ V}$) when the CPU is stopped.


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 15 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \, \mu s$ @machine clock of 16 MHz).



• Error

The smaller the | AVR + - AVR - |, the greater the error would become relatively.

■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
1	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S: Set by execution of instruction. R: Reset by execution of instruction.
Z	
V	- I
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. — : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Table 2 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	١	Notation	l	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@RV @RV @RV	V1 V2		Register indirect	0
OC OD OE OF	@RV @RV @RV	N1 + N2 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RV @RV @RV @RV @RV	V0 + dis V1 + dis V2 + dis V3 + dis V4 + dis V5 + dis V6 + dis V7 + dis	p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

		(a)	Number of register accesses
Code	Operand	Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E	@RW0 + RW7 @RW1 + RW7 @PC + disp16	4 4 2	2 2 0
1F	addr16	1	0

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)	byte	(c) v	vord	(d) long			
Operand	Cycles	Access	Cycles	Access	Cycles	Access		
Internal register	+0	1	+0	1	+0	2		
Internal memory even address Internal memory odd address	+0 +0	1	+0 +2	1 2	+0 +4	2 4		
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4		
External data bus (8 bits)	+1	1	+4	2	+8	4		

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

N	I nemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOV	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Z	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, Ri	1	2	1	`O´	byte $(A) \leftarrow (Ri)$	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, ear	2	2	1	0	byte (A) ← (ear)	Ζ	*	_	_	_	*	*	l —	_	_
MOV	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, io	2	3 ′	0	(b)	byte $(A) \leftarrow (io)$	Z Z	*	_	_	_	*	*	_	_	_
MOV	A, #imm8	2	2	0	`o´	byte (A) ← imm8	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Ζ	_	_	_	_	*	*	_	_	_
MOV	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	Ζ	*	_	_	_	*	*	_	_	_
MOVN	A, #imm4	1	1	0	0	byte (A) \leftarrow imm4	Z	*	_	_	_	R	*	_	_	_
MOVX	A, dir	2	3	0	(b)	byte (A) ← (dir)	Х	*		_		*	*			
MOVX	A, addr16	3	4	0	(b)	byte (A) ← (all)	X	*		_	_	*	*	_	_	_
MOVX	A, Ri	2	2	1	0		X	*	_	_	_	*	*	-	_	_
MOVX		2	2	1		byte (A) \leftarrow (Ri)	X	*	_	_	_	*	*	_	_	_
	A, ear			-	(b)	byte (A) \leftarrow (ear)		*	_		_	*	*	_	_	_
MOVX	A, eam	2+	3+ (a)	0	(b)	byte (A) \leftarrow (eam)	X	*		_	_	*	*	_	_	_
MOVX	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	X	*	_	_	_	*	*	_	_	_
MOVX	A, #imm8	2	2	0	0	byte (A) \leftarrow imm8	X		_	_	_	*	*	_	_	_
MOVX	A, @A	2	3	0	(b)	byte (A) \leftarrow ((A))	X	*	_	_	_	*	*	_	_	_
MOVX	A,@RWi+disp8	2	5	1	(b)	byte (A) \leftarrow ((RWi)+disp8)	X	*	_	_	_	*	*	_	_	_
MOVX	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	Х	^	_	_	_			_	_	_
MOV	dir, A	2	3	0	(b)	byte (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	addr16, A	3	4	0	(b)	byte (addr16) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, A	1	2	1	0	byte (Ri) \leftarrow (A)	_	_	_	_	_	*	*	 	_	_
MOV	ear, A	2	2	1	0	byte (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2+	3+ (a)	0	(b)	byte (eam) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	io, A	2	3 ′	0	(b)	byte (io) \leftarrow (A)	_	_	_	_	_	*	*	l —	_	_
MOV	@RLi+disp8, A	3	10	2	(b)	byte ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, ear	2	3	2	`O´	byte (Ri) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, eam	2+	4+ (a)	1	(b)	byte (Ri) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOV	ear, Ri	2	4	2	O´	byte (ear) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	eam, Ri	2+	5+ (a)	1	(b)	byte (eam) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, #imm8	2	2	1	O	byte (Ri) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	io, #imm8	3	5	0	(b)	byte (io) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	dir, #imm8	3	5	0	(b)	byte (dir) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	ear, #imm8	3	2	1	0	byte (ear) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	eam, #imm8	3+	4+ (a)	0	(b)	byte (eam) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	@AL, AH		(5.)	_	()											
/MOV	@A, T	2	3	0	(b)	byte $((A)) \leftarrow (AH)$	_	_	_	_	–	*	*	_	_	_
XCH	A, ear	2	4	2	0	byte (A) \leftrightarrow (ear)	Z		_	_	_	_	_	_	_	
XCH	A, eam	2+	5+ (a)	0	2× (b)	byte (A) \leftrightarrow (ean)	Z	l _	_	_	l _	_	_	_	_	
XCH	Ri, ear	2	7	4	0	byte (Ri) \leftrightarrow (earl)	_				I _	I _	I _	I _	_	
XCH	Ri, ean	2+	9+ (a)	2	2× (b)	byte (Ri) \leftrightarrow (ean)							I _			
ЛОП	ixi, caiii	4 T	эт (a)		∠^ (U)	byte (IXI) \leftrightarrow (EaIII)	-	_	_	_	-	-	-	-	_	

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVW A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	-	*	١	-	_	*	*	_	-	_
MOVW A, addr16	3	4	0	(c)	word (A) \leftarrow (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	1	0	0	word (A) \leftarrow (SP)	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	_	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	_	*	_	_	_	*	*	_		_
MOVW A, io MOVW A, @A	2	3	0	(c)	word (A) \leftarrow (io) word (A) \leftarrow ((A))	_		_	_	_	*	*	_	_	_
MOVW A, WA	3	2	0	0	word (A) \leftarrow ((A)) word (A) \leftarrow imm16	_	*	_	_		*	*	_	_	
MOVW A, #IIIIIIII	2	5	1	(c)	word (A) \leftarrow ((RWi) +disp8)	_	*	_	_	_	*	*		_	_
MOVW A, @RLi+disp8	3	10	2	(c)	word (A) \leftarrow ((RLi) +disp8)	_	*	_	_	_	*	*	_	_	_
INOVVV 71, @TETTOSPO		10	_	(0)											
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_		_
MOVW RWi, A MOVW ear, A	1 2	2 2	1	0	word (RWi) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2+	∠ 3+ (a)	0	(c)	word (ear) \leftarrow (A) word (eam) \leftarrow (A)	_	_		_	_	*	*	_		_
MOVW earn, A	2	3+ (a)	0	(c)	word (io) \leftarrow (A)		_	_	_		*	*		_	_
MOVW @RWi+disp8, A	2	5	1	(c)	word ((RWi) +disp8) \leftarrow (A)	_		_	_		*	*	_		_
MOVW @RLi+disp8, A	3	10	2	(c)	word ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2	3	2	(0)	word (RWi) \leftarrow (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	4+ (a)	1	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	4	2	O´	word (ear) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	1)O	word (RWi) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	5	0	(c)	word (io) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	1	0	word (ear) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW @AL, AH	_	_	_												
/MOVW@A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	-	_	_	_	_	*	*	_	_	_
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	5+ (a)	0	2× (c)		_	_	_	_	-	_	_	_	_	_
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	9+ (a)	2	2× (c)	word (RWi) ↔ (eam)	-	_	-	-	_	_	-	_	_	_
MOVL A, ear	2	4	2	0	long (A) ← (ear)	-	1	1	1	_	*	*	_	_	_
MOVL A, eam	2+	5+ (a)	0	(d)	$long(A) \leftarrow (eam)$	_	_	_	_	-	*	*	_	_	_
MOVL A, #imm32	5	3	0	0	long (A) ← imm32	_	_	_	_	_	^	Î	_	_	_
MOVL ear, A	2	4	2	0	long (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) ← (A)	-	_	_	_	_	*	*	_	_	_

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Z	_	_	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) + (ear)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	ear, A	2	3 ′	2	`o´	byte (ear) ← (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADD	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) + (A)	Ζ	_	_	_	_	*	*	*	*	*
ADDC	Α	1	2 ′	0	o`´	byte $(A) \leftarrow (AH) + (AL) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) + (ear) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDDC	A	1	3 ′	0	`o´	byte (A) ← (AH) + (AL) + (C) (decimal)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, #imm8	2	2	0	0	byte (A) \leftarrow (A) $-imm8$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) - (dir)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) - (ear)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) - (eam)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	ear, A	2	3	2	O	byte (ear) ← (ear) – (A)	_	_	_	_	_	*	*	*	*	_
SUB	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBC	A	1	2	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C)	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) - (ear) - (C)$	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) $-$ (eam) $-$ (C)	Ζ	_	_	l _	_	*	*	*	*	_
SUBDC		1	3	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
ADDW	Α	1	2	0	0	word (A) \leftarrow (AH) + (AL)	-	_	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	_	_	—	—	_	*	*	*	*	_
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	_	_	—	—	_	*	*	*	*	_
ADDW	A, #imm16	3	2	0	0	word $(A) \leftarrow (A) + imm16$	_	_	—	—	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	—	—	_	*	*	*	*	_
ADDW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) ← (eam) + (A)	_	_	_	_	_	*	*	*	*	*
ADDCW	'A, ear	2	3	1	0	word (A) ← (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	'A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	_	_	_	—	_	*	*	*	*	_
SUBW	Α	1	2	0	0	word (A) \leftarrow (AH) $-$ (AL)	_	_	_	_	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word (A) \leftarrow (A) $-$ (ear)	_	_	_	_	_	*	*	*	*	_
SUBW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam)	_	_	_	_	_	*	*	*	*	_
SUBW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) $-imm16$	_	_	_	_	_	*	*	*	*	_
SUBW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) $-$ (A)	_	_	_	_	_	*	*	*	*	_
SUBW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) $-$ (A)	_	_	_	—	_	*	*	*	*	*
SUBCW		2	3	1	0	word (A) \leftarrow (A) $-$ (ear) $-$ (C)	_	_	_	_	_	*	*	*	*	_
SUBCW	A, eam	2+	4+ (a)	0	(c)	word $(A) \leftarrow (A) - (eam) - (C)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, ear	2	6	2	0	$long (A) \leftarrow (A) + (ear)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) + (eam)	-	_	_	-	-	*	*	*	*	_
ADDL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) +imm32	_	-	_	_	_	*	*	*	*	-
SUBL	A, ear	2	6	2	0	$long (A) \leftarrow (A) - (ear)$	_	_	_	_	-	*	*	*	*	_
SUBL	A, eam	2+	7+ (a)	0	(d)	$long (A) \leftarrow (A) - (eam)$	_	-	_	_	-	*	*	*	*	_
SUBL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) $-imm32$	_	_	_	_	_	*	*	*	*	_

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1	-		1 1		-	*	*	*		- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_ _	_ _		_ _	_ _	*	*	*	_ _	_ *
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) ← (ear) +1 word (eam) ← (eam) +1	_		1 1		_	*	*	*		- *
DECW DECW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	_	_ _		<u>-</u>	_	*	*	*	_ _	- *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	-		1 1		-	*	*	*		- *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_ _	1 1	1 1	1 1	<u>-</u>	*	*	*		- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	0	Ò	byte (A) ← imm8	_	_	_	_	_	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	_	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	2	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	_	_	-	_	-	*	*	*	*	_
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	-	-	-	-	-	-	-	*	*	_
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	-	-	-	-	_	_	_	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	-	-	-	_	_	-	*	*	_
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	-	-	-	-	-	_	-	*	*	_
DIVUW	A, eam	2+	*5	0	*7	$\begin{array}{l} \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A) Remainder} \rightarrow \text{word (ear)} \end{array}$	-	-	_	ı	_	-	1	*	*	_
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	_	-	-	_	_	_	_	-	-	-
MULUW		1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	-	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13:} 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	-	-	-	-	-	-	*	*	_
DIV	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	-	1	1	1	_	-	*	*	-
DIV	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	_	ı	1	1	_	_	*	*	-
DIVW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	-	-	-	-	-	-	-	*	*	-
DIVW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	-	1	1	1	1	-	1	*	*	_
MULU	A	2	*8	0	0	byte (AH) *byte (AL) → word (A)	-	-	-	-	-	_	-	-	-	_
MULU MULU	A, ear	2 2 +	*9 *10	1	(b)	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam A	2 +	*10 *11	0	(b)	byte (A) *byte (eam) \rightarrow word (A) word (AH) *word (AL) \rightarrow long (A)	_		_	_	_		_		_	
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	-	-	-	-	-	-	-	-	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times$ (b) for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4+(a) when byte (eam) is zero, 13+(a) when the result is positive, and 14+(a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Notes: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
 - When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
 - For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	_ _ _ _	_ _ _ _			_ _ _ _	* * * *	* * * * *	R R R R R	 - - -	_ _ _ *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	- - - -	_ _ _ _			- - - -	* * * *	* * * * *	R R R R R		_ _ _ _ *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)	- - - -	_ _ _ _			- - - -	* * * *	* * * * *	R R R R R	1 1 1 1	_ _ _ _ *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	_ _ _	_ _ _	- - -		_ _ _	* *	* *	R R R	- -	_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	- - - -	- - - -	1 1 1 1 1		_ _ _ _ _	* * * * * *	* * * * * *	R R R R R R R	_ _ _ _	- - - - *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -	- - - -			_ _ _ _	* * * * * *	* * * * * *	R R R R R	_ _ _ _	- - - - - *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	- - - -	- - - -			_ _ _ _	* * * * * *	* * * * * *	R R R R R R	_ _ _ _	_ _ _ _ _ *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	_ _ _	_ _ _	- - -	_ _ _	_ _ _	* *	* * *	R R R	_ _ _	_ _ *

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	v	С	RMW
	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_ _	-		*	*	R R		_
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_	_ _	- 1	-	*	*	R R	1 1	- -
	A, ea A, eam	2 2+	6 7+ (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	_ _	1 1	1 1	1 1	1 1	*	*	R R	1 1	_ _

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	1	-	ı	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	_ _	_		_	*	*	*	*	<u>-</u> *
NEGW	Α	1	2	0	0	word (A) \leftarrow 0 – (A)	_	-	ı	-	1	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	_ _	_ _	-	_ _	*	*	*	*	- *

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
NRML A, R0	2	*1	1	0	long (A) ← Shift until first digit is "1" byte (R0) ← Current shift count	-	ı	-	1	1	1	*	1	-	_

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
RORC A ROLC A	2 2	2 2	0	0	byte (A) ← Right rotation with carry byte (A) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC ear RORC eam ROLC ear ROLC eam	2 2+ 2 2+ 2	3 5+ (a) 3 5+ (a)	2 0 2 0	0 2× (b) 0 2× (b)	byte (ear) ← Right rotation with carry byte (eam) ← Right rotation with carry byte (ear) ← Left rotation with carry byte (eam) ← Left rotation with carry byte (A) ← Arithmetic right barrel shift (A, R0)						* * * * *	* * * * *		* * * * *	- * - *
LSR A, R0 LSL A, R0	2	*1 *1	1	0	byte (A) ← Logical right barrel shift (A, R0) byte (A) ← Logical left barrel shift (A, R0)	-	_	-	-	_	*	*	_	*	_
ASRW A LSRW A/SHRW A LSLW A/SHLW A	1 1 1	2 2 2	0 0 0	0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit)			1 1 1	1 1 1	*	* R *	* *	- - -	* *	_ _ _
ASRW A, R0 LSRW A, R0 LSLW A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	word (A) \leftarrow Arithmetic right barrel shift (A, R0) word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)		1 1 1	1 1 1	1 1 1	* *	* *	* * *		* *	_ _ _
ASRL A, R0 LSRL A, R0 LSLL A, R0	2 2 2	*2 *2 *2	1 1 1	0 0 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{array}$	1 1 1	1 1 1	1 1 1	1 1 1	*	* *	* *		* *	_ _ _

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 19 Branch 1 Instructions [31 Instructions]

BZ/BEQ rel 2 *1 0 0 Branch when (Z) = 1		
BC/BLO rel 2 *1 0 0 Branch when (C) = 1 -<		- - - - -
BNC/BHS rel 2 *1 0 0 Branch when (C) = 0 -		- - - - -
BN rel 2 *1 0 0 Branch when (N) = 1 -		- - - -
BP rel 2 *1 0 0 Branch when (N) = 0 -		- - - -
BV rel 2 *1 0 0 Branch when (V) = 1 -		- - -
BNV rel 2 *1 0 0 Branch when (V) = 0 - <td> </td> <td>- - -</td>	 	- - -
BT rel 2 *1 0 0 Branch when (T) = 1 -	- - - - - -	_
BNT rel 2 *1 0 0 Branch when (T) = 0 - <td> - - - -</td> <td>-</td>	- - - -	-
BNT rel 2 *1 0 0 Branch when (T) = 0 - <td> - -</td> <td></td>	- -	
BGE rel 2 *1 0 0 Branch when (V) xor (N) = 0 -	- -	-
BLE rel 2 *1 0 0 Branch when ((V) xor (N)) or (Z) = 1 -		
BGT rel 2 *1 0 0 Branch when ((V) xor (N)) or (Z) = 0 -	l <u>_</u> l -	_
BLS rel 2 *1 0 0 Branch when (C) or (Z) = 1 - <t< td=""><td>1 1</td><td>_</td></t<>	1 1	_
BHI rel BRA rel 2 *1 0 0 0 Branch when (C) or (Z) = 0	- -	_
BRA rel 2 *1 0 0 Branch unconditionally	- -	_
	- -	_
IMP @A 1 2 0 0 word (PC) (A)	- -	-
IMD		
$ JMP \ @A \ \ 1 \ \ 2 \ \ 0 \ \ word \ (PC) \leftarrow (A) \ \ - \ \ $	- -	_
JMP addr16 3 3 0 0 word (PC) \leftarrow addr16 - - - - - -	- -	_
JMP @ear 2 3 1 0 word (PC) \leftarrow (ear) - - - - - -	- -	-
JMP @eam 2+ 4+ (a) 0 (c) word (PC) \leftarrow (eam) - - - - - -	- -	_
JMPP @ear *3 2 5 2 0 word (PC) \(\infty \) (ear +2) - - - - - - -	- -	_
JMPP @eam *3 2+ 6+ (a) 0 (d) word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2) - - - - - - - - -	- -	-
JMPP addr24 4 4 0 0 word (PC) \leftarrow ad24 0 to 15, - - - - - -	- -	-
(PCB) ← ad24 16 to 23		
CALL @ear *4 2 6 1 (c) word (PC) \leftarrow (ear) - - - - - -	- -	-
CALL @eam *4 2+ 7+ (a) 0 $2 \times$ (c) word (PC) \leftarrow (eam) - - - - - -	- -	-
CALL addr16 *5 3 6 0 (c) word (PC) \leftarrow addr16 - - - - - -	- -	_
CALLV #vct4 *5 1 7 0 2×(c) Vector call instruction - - - - - -	- -	-
CALLP @ear *6 2 10 2 $2 \times (c)$ word (PC) \leftarrow (ear) 0 to 15, - - - - - -	- -	_
(PCB) ← (ear) 16 to 23		
CALLP @eam *6 2+ 11+ (a) 0 *2 word (PC) \leftarrow (eam) 0 to 15, - - - - - -	- -	-
(PCB) ← (eam) 16 to 23		
CALLP addr24 *7 4 10 0 2× (c) word (PC) \leftarrow addr0 to 15, $ -$	- -	_
(PCB) ← addr16 to 23		

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 20 Branch 2 Instructions [19 Instructions]

N	Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	٧	С	RMW
CBNE	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	-	_	*	*	*	*	_
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) ≠ imm16	-	_	_	-	_	*	*	*	*	-
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	_	—	_	_	_	*	*	*	*	_
	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) ≠ imm16	_	—	_	_	_	*	*	*	*	_
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) ≠ imm16	_	_	_	-	_	*	*	*	*	-
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	_	_
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	-	_	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	_	_
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	-	_	*	*	*	-	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT	addr16	3	16	0	6× (c)	Software interrupt	_	l —	R	SSSS	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
RETI		1	15	0	*7	Return from interrupt	_	_	*	*	*	*	*	*	*	_
LINK	#local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	_	-	-	_	-	-	ı	-	-
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	-	_	_	_
RET *8 RETP *9)	1 1	4	0	(c) (d)	Return from subroutine Return from subroutine	_ _	_	_ _	_	_ _	_ _	_ _			_ _

^{*1: 5} when branching, 4 when not branching

^{*2: 13} when branching, 12 when not branching

^{*3: 7 + (}a) when branching, 6 + (a) when not branching

^{*4: 8} when branching, 7 when not branching

^{*5: 7} when branching, 6 when not branching

^{*6: 8 + (}a) when branching, 7 + (a) when not branching

^{*7:} Set to $3 \times$ (b) + $2 \times$ (c) when an interrupt request occurs, and $6 \times$ (c) for return.

^{*8:} Retrieve (word) from stack

^{*9:} Retrieve (long word) from stack

^{*10:} In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 21 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ (\text{SP}) \leftarrow (\text{SP}) - 2\text{n}, ((\text{SP})) \leftarrow (\text{rlst}) \end{array}$	_ _ _	_ _ _	1 1 1 1	- - -	1 1 1 1		1 1 1 1		_ _ _	- - -
POPW A POPW AH POPW PS POPW rist	1 1 1 2	3 3 4 *2	0 0 0 *5	(c) (c) (c) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2n \end{aligned}$	- - -	* - -	- - * -	- * -	- - * -	- * -	- - * -	- * -	- - * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8	2 2	3	0	0 0	byte (CCR) ← (CCR) and imm8 byte (CCR) ← (CCR) or imm8	_	_ _	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	<u>-</u>	_		_ _	_			-	<u>-</u>	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	- - -	- * *	1 1 1 1	_ _ _ _	1 1 1 1		1 1 1 1		- - -	- - -
ADDSP #imm8 ADDSP #imm16	2	3 3	0 0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	_ _	_ _		_ _		1 1		_ _	_ _	_ _
MOV A, brgl MOV brg2, A	2 2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	1 1	<u> </u>	1 1	*	*	-	_ _	_ _
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank			111111				111111		_ _ _ _	- - - -

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (pop count) + 2 \times (last register number to be popped)$, 7 when rlst = 0 (no transfer register)

^{*3: 29 + (}push count) $-3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count \times (c), or push count \times (c)

^{*5:} Pop count or push count.

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	z	٧	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *		1 1 1	1 1 1	* *	* *	_ _ _	_ _ _	_ _ _
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	_ _ _	1 1 1		1 1 1	1 1 1	* *	* *	_ _ _	_ 	* * *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	_ _ _	1 1 1	I I	1 1 1	1 1 1		_ _ _	_ _ _	_ 	* *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	_ _ _	1 1 1	I I	1 1 1	1 1 1		_ _ _	_ _ _	_ _ _	* *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	_ _ _	1 1 1	I I	1 1 1	1 1 1	- - -	* *	_ _ _	_ _ _	- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _	1 1 1	I I I	1 1 1	1 1 1		* *	_ _ _	_ _ _	- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	-	_	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	-	_	_	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	_	-	_	_	_	_	_	_	_

^{*1: 8} when branching, 7 when not branching

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	-	-	-	-	-	-	-	-	-	_
SWAPW	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign extension	_	Х	_	_	_	*	*	_	_	_
ZEXT	1	1	0	0	byte zero extension	Ζ	-	_	_	-	R	*	-	_	_
ZEXTW	1	1	0	0	word zero extension	_	Z	_	_	_	R	*	_	_	_

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	1	s	Т	N	z	٧	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	_	_	1	_	1	_	_	_	_
MOVSD	2	*2	*5	*3	Byte transfer @AH- ← @AL-, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	_	-	*	*	*	*	_
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ ← AL, counter = RW0	ı		ı	ı	ı	*	*	ı	ı	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ ← @AL+, counter = RW0	ı	1	1	1	1	1	1	1	ı	-
MOVSWD	2	*2	*8	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	-	_	_	_	*	*	*	*	_
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ ← AL, counter = RW0	_	_	_	_	-	*	*	-	-	_

m: RW0 value (counter value)

n: Loop count

^{*1: 5} when RW0 is 0, $4 + 7 \times (RW0)$ for count out, and $7 \times n + 5$ when match occurs

^{*2: 5} when RW0 is 0, $4 + 8 \times (RW0)$ in any other case

^{*3: (}b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

^{*4: (}b) \times n

^{*5: 2 × (}RW0)

^{*6: (}c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


^{*7: (}c) \times n


^{*8: 2 × (}RW0)


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90598PF MB90F598PF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V595CR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

■ PACKAGE DIMENSION







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag

D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0

Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9909

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

