

16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90590 Series

MB90591/F591A/594/594G/F594A/F594G/ V590A/V590G

■ DESCRIPTION

The MB90590-series with two FULL-CAN interfaces and FLASH ROM is especially designed for automotive and industrial applications. Its main feature are two on board CAN*¹ Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F²MC-16LX CPU core inherits AT architecture of F²MC*² family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data. The MB90590 series has peripheral resources of 8/10-bit A/D converter, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)), stepping motor controller, and sound generator.

*1: Controller Area Network (CAN) - License of Robert Bosch GmbH

*2: F²MC stands for FUJITSU Flexible Microcontroller.


■ FEATURES

- Clock
 - Embedded PLL clock multiplication circuit
 - Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).
 - Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz, four times the oscillation clock, operation at V_{CC} of 5.0 V)

(Continued)

■ PACKAGE

100-pin Plastic QFP



(FPT-100P-M06)

MB90590 Series

(Continued)

- Instruction set optimized for controller applications
 - Rich data types (bit, byte, word, long word)
 - Rich addressing mode (23 types)
 - Enhanced signed multiplication/division instruction and RETI instruction functions
 - Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C) and multi-task operations
 - Adoption of system stack pointer
 - Enhanced pointer indirect instructions
 - Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed
 - 4-byte instruction queue
- Enhanced interrupt function
 - 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
 - Extended intelligent I/O service function (EI²OS): Up to 10 channels
- Embedded ROM size and types
 - Mask ROM: 256 kbytes/384 kbytes
 - Flash ROM: 256 kbytes/384 kbytes
 - Embedded RAM size: 6 kbytes/8 kbytes
- Flash ROM
 - Supports automatic programming, Embedded Algorithm™ *
 - Write/Erase/Erase-Suspend/Resume commands
 - A flag indicating completion of the algorithm
 - Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
 - Erase can be performed on each block
 - Block protection with external programming voltage
- Low-power consumption (stand-by) mode
 - Sleep mode (mode in which CPU operating clock is stopped)
 - Stop mode (mode in which oscillation is stopped)
 - CPU intermittent operation mode
 - Clock mode
 - Hardware stand-by mode
- Process
 - 0.5μm CMOS technology
- I/O port
 - General-purpose I/O ports: 78 ports
- Timer
 - Watchdog timer: 1 channel
 - 8/16-bit PPG timer: 8/16-bit × 6 channels
 - 16-bit re-load timer: 2 channels
- 16-bit I/O timer
 - 16-bit free-run timer: 1 channel
 - Input capture: 6 channels
 - Output compare: 6 channels
- Extended I/O serial interface: 1 channel
- UART (3 channels)
 - With full-duplex double buffer (8-bit length)
 - Clock asynchronous or clock synchronized (with start/stop bit) transmission can be selectively used.

MB90590 Series

- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels)
A module for starting extended intelligent I/O service (EI²OS) and generating an external interrupt triggered by an external input.
- Delayed interrupt generation module
Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
8/10-bit resolution can be selectively used.
Starting by an external trigger input.
- FULL-CAN interfaces: 2
Conforming to Version 2.0 Part A and Part B
Flexible message buffering (mailbox and FIFO buffering can be mixed)
- Sound generator
- 18-bit Time-base counter
- Clock timer: 1 channel
- External bus interface: Maximum address space 16 Mbytes

*: Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

MB90590 Series

■ PRODUCT LINEUP

Features		MB90591/594/594G*1	MB90F591A/F594A/F594G*1	MB90V590A/V590G*1
Classification		Mask ROM product	Flash ROM product	Evaluation product
ROM size		384/256 kbytes	384/256 kbytes Boot block Hard-wired reset vector	None
RAM size		8/6 kbytes	8/6 kbytes	6 kbytes
CPU functions		The number of instructions: 340 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock frequency of 16 MHz) Interrupt processing time: 1.5 μ s (at machine clock frequency of 16 MHz, minimum value)		
UART (3 channels)		Clock synchronized transmission (500 kbps / 1 Mbps / 2 Mbps) Clock asynchronized transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave connection.		
8/10-bit A/D converter		Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)		
8/16-bit PPG timers (6 channels)		Number of channels: 6 (8/16-bit \times 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: f_{sys} , $f_{sys}/2^1$, $f_{sys}/2^2$, $f_{sys}/2^3$, $f_{sys}/2^4$, 128 μ s (at oscillation of 4 MHz, machine clock frequency of 16 MHz, f_{osc} = oscillation clock frequency)		
16-bit Reload timer		Number of channels: 2 Operation clock frequency: $f_{sys}/2^1$, $f_{sys}/2^3$, $f_{sys}/2^5$ (f_{sys} = System clock frequency) Supports External Event Count function		
16-bit I/O timer	16-bit Output compares	Number of channels: 6 (8/16-bit \times 6 channels) Pin input factor: A match signal of compare register		
	Input captures	Number of channels: 6 Rewriting a register value upon a pin input (rising, falling, or both edges)		

*1: Under development

(Continued)

MB90590 Series

(Continued)

Features	MB90591/594/594G*1	MB90F591A/F594A/F594G*1	MB90V590A/V590G*1
CAN Interface	Number of channels: 2 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps		
Stepper motor controller (4 channels)	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel		
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.		
Sound generator	8-bit PWM signal is mixed with tone frequency from 8-bit reload counter PWM frequency: 62.5K, 31.2K, 15.6K, 7.8KHz at System clock = 16MHz Tone frequency: PWM frequency / 2 / (reload value + 1)		
Extended I/O serial interface	Clock synchronized transmission (31.25K/62.5K/125K/500K/1Mbps at machine clock frequency of 16 MHz) LSB first/MSB first		
Clock timer	Directly operates with the system clock Read/Write accessible Second/Minute/Hour registers		
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)		
Flash Memory	Supports automatic programming, Embedded Algorithm™ Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics Inc.		
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/clock timer/hardware stand-by		
Process	CMOS		
Power supply voltage for operation*2	5 V±10 % (MB90V590A, MB90F594A, MB90594, MB90V590G*1, MB90F594G*1, MB90594G*1) 5 V±5 % (MB90F591A, MB90591)		
Package	QFP-100		PGA-256


*1: Under development

*2: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

MB90590 Series

PIN ASSIGNMENT

(Top view)



(FPT-100P-M06)

MB90590 Series

■ PIN DESCRIPTION

No.	Pin name	Circuit type	Function
82	X0	A	Oscillation input
83	X1		Oscillation output
77	$\overline{\text{RST}}$	B	Reset input
52	$\overline{\text{HST}}$	C	Hardware standby input
85 to 90	P00 to P05	D	General purpose IO
	IN0 to IN5		Inputs for the Input Captures
91 to 96	P06 to P07 P10 to P13	D	General purpose IO
	OUT0 to OUT5		Outputs for the Output Compares. To enable the signal outputs, the corresponding bits of the Port Direction registers should be set to "1".
97	P14	D	General purpose IO
	RX1		RX input for CAN Interface 1
98	P15	D	General purpose IO
	TX1		TX output for CAN Interface 1. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
99	P16	D	General purpose IO
	SGO		SGO output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
100	P17	D	General purpose IO
	SGA		SGA output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
1 to 4	P20 to P23	D	General purpose IO
5 to 8	P24 to P27	D	General purpose IO
	INT4 to INT7		External interrupt input for INT4 to INT7
9 to 10	P30 to P31	D	General purpose IO
12 to 13	P32 to P33	D	General purpose IO
14	P34	D	General purpose IO
	SOT0		SOT output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
15	P35	D	General purpose IO
	SCK0		SCK input/output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".

(Continued)

MB90590 Series

No.	Pin name	Circuit type	Function
16	P36	D	General purpose IO
	SIN0		SIN input for UART 0
17	P37	D	General purpose IO
	SIN1		SIN input for UART 1
18	P40	D	General purpose IO
	SCK1		SCK input/output for UART 1
19	P41	D	General purpose IO
	SOT1		SOT output for UART 1
20	P42	D	General purpose IO
	SOT2		SOT output for UART 2
21	P43	D	General purpose IO
	SCK2		SCK input/output for UART 2
22	P44	D	General purpose IO
	SIN2		SIN input for UART 2
24	P45	D	General purpose IO
	SIN3		SIN input for the Serial IO
25	P46	D	General purpose IO
	SCK3		SCK input/output for the Serial IO
26	P47	D	General purpose IO
	SOT3		SOT output for the Serial IO
28 to 33	P50 to P55	D	General purpose IO
	PPG0 to PPG5, ADTG		Outputs for the Programmable Pulse Generators. Pin number 33 is also shared with ADTG input for the external trigger of the A/D Converter.
38 to 41	P60 to P63	E	General purpose IO
	AN0 to AN3		Inputs for the A/D Converter
43 to 46	P64 to P67	E	General purpose IO
	AN4 to AN7		Inputs for the A/D Converter
47	P56	D	General purpose IO
	TIN		TIN input for the 16-bit Reload Timers
48	P57	D	General purpose IO
	TOT/WOT		TOT output for the 16-bit Reload Timers and WOT output for the Watch Timer. Only one of three output enable flags in these peripheral blocks can be set at a time. Otherwise the output signal has no meaning.

(Continued)

MB90590 Series

No.	Pin name	Circuit type	Function
54 to 57	P70 to P73	F	General purpose IO
	PWM1P0 PWM1M0 PWM2P0 PWM2M0		Output for Stepping Motor Controller channel 0.
59 to 62	P74 to P77	F	General purpose IO
	PWM1P1 PWM1M1 PWM2P1 PWM2M1		Output for Stepping Motor Controller channel 1.
64 to 67	P80 to P83	F	General purpose IO
	PWM1P2 PWM1M2 PWM2P2 PWM2M2		Output for Stepping Motor Controller channel 2.
69 to 72	P84 to P87	F	General purpose IO
	PWM1P3 PWM1M3 PWM2P3 PWM2M3		Output for Stepping Motor Controller channel 3.
74	P90	D	General purpose IO
	TX0		TX output for CAN Interface 0
75	P91	D	General purpose IO
	RX0		RX input for CAN Interface 0
76	P92	D	General purpose IO
	INT0		External interrupt input for INT0
78	P93	D	General purpose IO
	INT1		External interrupt input for INT1
79	P94	D	General purpose IO
	INT2		External interrupt input for INT2
80	P95	D	General purpose IO
	INT3		External interrupt input for INT3
58, 68	DV _{CC}	—	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53, 63, 73	DV _{SS}	—	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AV _{CC}	Power supply	Power supply for analog circuit pin When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AV _{CC} to V _{CC} .
37	AV _{SS}	Power supply	Ground level for analog circuit

(Continued)

MB90590 Series

(Continued)

No.	Pin name	Circuit type	Function
35	AVR+	Power supply	Reference voltage input pin for analog circuit When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AVR+ to AV _{CC} .
36	AVR-	Power supply	Reference voltage input pin for analog circuit
49, 50	MD0, MD1	C	Operating mode selection input pins Connect directly to V _{CC} or V _{SS} .
51	MD2	F	Operating mode selection input pin Connect directly to V _{CC} or V _{SS} .
27	C	—	This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 μ F ceramic capacitor.
23, 84	V _{CC}	Power supply	Power supply input pin (5.0 V) for digital circuit
11,42,81	V _{SS}	Power supply	Power supply input pin (GND) for digital circuit

MB90590 Series

■ I/O CIRCUIT TYPE

Circuit Type	Circuit	Remarks
A	<p>Standby control signal</p>	<ul style="list-style-type: none"> Oscillation feedback resistor: 1 MΩ approx.
B	<p>HYS</p>	<ul style="list-style-type: none"> Hysteresis input with pull-up Resistor: 50 kΩ approx.
C	<p>HYS</p>	<ul style="list-style-type: none"> Hysteresis input
D	<p>Vcc</p> <p>P-ch</p> <p>N-ch</p> <p>HYS</p>	<ul style="list-style-type: none"> CMOS output Hysteresis input


(Continued)

MB90590 Series

Circuit Type	Circuit	Remarks
E		<ul style="list-style-type: none">• CMOS output• Hysteresis input• Analog input
F		<ul style="list-style-type: none">• CMOS high current output• Hysteresis input
G		<ul style="list-style-type: none">• CMOS high current output• Hysteresis input• Analog input

(Continued)

MB90590 Series*(Continued)*

Circuit Type	Circuit	Remarks
H		<ul style="list-style-type: none">• Hysteresis input with pull-down Resistor: 50 kΩ approx.• Flash version does not have pull-down resistor.

MB90590 Series

■ HANDLING DEVICES

(1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} and V_{SS} .
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

(2) Handling unused input pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be tied to V_{CC} or Ground through resistors. In this case those resistors should be more than 2 k Ω .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

(3) Using external clock

To use external clock, drive the X0 and X1 pins in reverse phase.


Below is a diagram of how to use external clock.



Using external clock

(4) Power supply pins (V_{CC}/V_{SS})

Ensure that all V_{CC} -level power supply pins are at the same potential. In addition, ensure the same for all V_{SS} -level power supply pins. (See the figure below.) If there are more than one V_{CC} or V_{SS} system, the device may operate incorrectly even within the guaranteed operating range.



MB90590 Series

(5) Pull-up/down resistors

The MB90590 Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV_{CC} , $AVR +$, $AVR -$) and analog inputs ($AN0$ to $AN7$) after turning-on the digital power supply (V_{CC}).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed $AVR +$ or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVR + = V_{SS}$.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more ms (0.2 V to 2.7 V).

(11) Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.


(12) Directions of “DIV A, Ri” and “DIVW A, RWi” instructions

In the Signed multiplication and division instructions (“DIV A, Ri” and “DIVW A, RWi”), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in “00h”.

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are setting other than “00h”, the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

MB90590 Series

■ BLOCK DIAGRAM



MB90590 Series

■ MEMORY SPACE

The memory space of the MB90590 Series is shown below

	MB90V590A/ V590G*		MB90594/F594A/ 594G*/F594G*		MB90591/F591A
FFFFFF _H FF0000 _H	ROM (FF bank)	FFFFFF _H FF0000 _H	ROM (FF bank)	FFFFFF _H FF0000 _H	ROM (FF bank)
FEFFFF _H FE0000 _H	ROM (FE bank)	FEFFFF _H FE0000 _H	ROM (FE bank)	FEFFFF _H FE0000 _H	ROM (FE bank)
FDFFFF _H FD0000 _H	ROM (FD bank)	FDFFFF _H FD0000 _H	ROM (FD bank)	FDFFFF _H FD0000 _H	ROM (FD bank)
FCFFFF _H FC0000 _H	ROM (FC bank)	FCFFFF _H FC0000 _H	ROM (FC bank)	FCFFFF _H FC0000 _H	
FBFFFF _H FB0000 _H	ROM (FB bank)			FBFFFF _H FB0000 _H	ROM (FB bank)
FAFFFF _H FA0000 _H	ROM (FA bank)			FAFFFF _H FA0000 _H	ROM (FA bank)
F9FFFF _H F90000 _H	ROM (F9 bank)			F9FFFF _H F90000 _H	ROM (F9 bank)
00FFFF _H 004000 _H	ROM (Image of FF bank)	00FFFF _H 004000 _H	ROM (Image of FF bank)	00FFFF _H 004000 _H	ROM (Image of FF bank)
0028FF _H 002100 _H 0020FF _H	RAM 2K			0028FF _H 002100 _H 0020FF _H	RAM 2K
001FFF _H 001900 _H 0018FF _H	Peripheral	001FFF _H 001900 _H 0018FF _H	Peripheral	001FFF _H 001900 _H 0018FF _H	Peripheral
	RAM 6K		RAM 6K		RAM 6K
000100 _H		000100 _H		000100 _H	
0000BF _H 000000 _H	Peripheral	0000BF _H 000000 _H	Peripheral	0000BF _H 000000 _H	Peripheral

*: Under development

Memory space map

The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000_H accesses the value at FFC000_H in ROM.

The ROM area in bank FF exceeds 48 kbytes, and its entire image cannot be shown in bank 00.

The image between FF4000_H and FFFFFFF_H is visible in bank 00, while the image between FF0000_H and FF3FFF_H is visible only in bank FF.

MB90590 Series

■ I/O MAP

Address	Register	Abbreviation	Access	Peripheral	Initial value
00 _H	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX _B
01 _H	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX _B
02 _H	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX _B
03 _H	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX _B
04 _H	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX _B
05 _H	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX _B
06 _H	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX _B
07 _H	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX _B
08 _H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX _B
09 _H	Port 9 data register	PDR9	R/W	Port 9	__ XXXXXX _B
0A _H to 0F _H	Reserved				
10 _H	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 _B
11 _H	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 _B
12 _H	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 _B
13 _H	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 _B
14 _H	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 _B
15 _H	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 _B
16 _H	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 _B
17 _H	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 _B
18 _H	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 _B
19 _H	Port 9 direction register	DDR9	R/W	Port 9	__ 0 0 0 0 0 0 _B
1A _H	Reserved				
1B _H	Analog Input Enable	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 _B
1C _H to 1F _H	Reserved				
20 _H	Serial Mode Control 0	UMC0	R/W	UART0	0 0 0 0 0 1 0 0 _B
21 _H	Status 0	USR0	R/W		0 0 0 1 0 0 0 0 _B
22 _H	Input/Output Data 0	UIDR0/ UODR0	R/W		XXXXXXXX _B
23 _H	Rate and Datar 0	URD0	R/W		0 0 0 0 0 0 0 X _B
24 _H	Serial Mode Control 1	UMC1	R/W	UART1	0 0 0 0 0 1 0 0 _B
25 _H	Status 1	USR1	R/W		0 0 0 1 0 0 0 0 _B
26 _H	Input/Output Data 1	UIDR1/ UODR1	R/W		XXXXXXXX _B
27 _H	Rate and Datar 1	URD1	R/W		0 0 0 0 0 0 0 X _B

(Continued)

MB90590 Series

Address	Register	Abbreviation	Access	Peripheral	Initial value
28 _H	Serial Mode Control 2	UMC2	R/W	UART2	0 0 0 0 0 1 0 0 _B
29 _H	Status 2	USR2	R/W		0 0 0 1 0 0 0 0 _B
2A _H	Input/Output Data 2	UIDR2/ UODR2	R/W		XXXXXXXX _B
2B _H	Rate and Datar 2	URD2	R/W		0 0 0 0 0 0 0 X _B
2C _H	Serial Mode Control	SMCS	R/W	Serial IO	_ _ _ _ 0 0 0 0 _B
2D _H	Serial Mode Control	SMCS	R/W		0 0 0 0 0 0 1 0 _B
2E _H	Serial Data	SDR	R/W		XXXXXXXX _B
2F _H	Edge Selector	SES	R/W		_ _ _ _ _ _ 0 _B
30 _H	External Interrupt Enable	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 0 _B
31 _H	External Interrupt Request	EIRR	R/W		XXXXXXXX _B
32 _H	External Interrupt Level	ELVR	R/W		0 0 0 0 0 0 0 0 _B
33 _H	External Interrupt Level	ELVR	R/W		0 0 0 0 0 0 0 0 _B
34 _H	A/D Control Status 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0 _B
35 _H	A/D Control Status 1	ADCS1	R/W		0 0 0 0 0 0 0 0 _B
36 _H	A/D Data 0	ADCR0	R		XXXXXXXX _B
37 _H	A/D Data 1	ADCR1	R/W		0 0 0 0 1 0 X X _B
38 _H	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0 _ 0 0 0 _ _ 1 _B
39 _H	PPG1 operation mode control register	PPGC1	R/W		0 _ 0 0 0 0 0 1 _B
3A _H	PPG0 and PPG1 clock select register	PPG01	R/W		0 0 0 0 0 0 0 0 _B
3B _H	Reserved				
3C _H	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0 _ 0 0 0 _ _ 1 _B
3D _H	PPG3 operation mode control register	PPGC3	R/W		0 _ 0 0 0 0 0 1 _B
3E _H	PPG2 and PPG3 clock select register	PPG23	R/W		0 0 0 0 0 0 0 0 _B
3F _H	Reserved				
40 _H	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0 _ 0 0 0 _ _ 1 _B
41 _H	PPG5 operation mode control register	PPGC5	R/W		0 _ 0 0 0 0 0 1 _B
42 _H	PPG4 and PPG5 clock select register	PPG45	R/W		0 0 0 0 0 0 0 0 _B
43 _H	Reserved				
44 _H	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0 _ 0 0 0 _ _ 1 _B
45 _H	PPG7 operation mode control register	PPGC7	R/W		0 _ 0 0 0 0 0 1 _B
46 _H	PPG6 and PPG7 clock select register	PPG67	R/W		0 0 0 0 0 0 0 0 _B
47 _H	Reserved				

(Continued)

MB90590 Series

Address	Register	Abbreviation	Access	Peripheral	Initial value
48 _H	PPG8 operation mode control register	PPGC8	R/W	16-bit Programmable Pulse Generator 8/9	0_000__1 _B
49 _H	PPG9 operation mode control register	PPGC9	R/W		0_000001 _B
4A _H	PPG8 and PPG9 clock select register	PPG89	R/W		00000000 _B
4B _H	Reserved				
4C _H	PPGA operation mode control register	PPGCA	R/W	16-bit Programmable Pulse Generator A/B	0_000__1 _B
4D _H	PPGB operation mode control register	PPGCB	R/W		0_000001 _B
4E _H	PPGA and PPGB clock select register	PPGAB	R/W		00000000 _B
4F _H	Reserved				
50 _H	Timer Control Status 0	TMCSR0	R/W	16-bit Reload Timer 0	00000000 _B
51 _H	Timer Control Status 0	TMCSR0	R/W		____0000 _B
52 _H	Timer Control Status 1	TMCSR1	R/W	16-bit Reload Timer 1	00000000 _B
53 _H	Timer Control Status 1	TMCSR1	R/W		____0000 _B
54 _H	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000 _B
55 _H	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000 _B
56 _H	Input Capture Control Status 4/5	ICS45	R/W	Input Capture 4/5	00000000 _B
57 _H	Reserved				
58 _H	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	0000__00 _B
59 _H	Output Compare Control Status 1	OCS1	R/W		__000000 _B
5A _H	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/3	0000__00 _B
5B _H	Output Compare Control Status 3	OCS3	R/W		__000000 _B
5C _H	Output Compare Control Status 4	OCS4	R/W	Output Compare 4/5	0000__00 _B
5D _H	Output Compare Control Status 5	OCS5	R/W		__000000 _B
5E _H	Sound Control	SGCR	R/W	Sound Generator	00000000 _B
5F _H	Sound Control	SGCR	R/W		0_____0 _B
60 _H	Watch Timer Control	WTCR	R/W	Watch Timer	000__000 _B
61 _H	Watch Timer Control	WTCR	R/W		00000000 _B
62 _H	PWM Control 0	PWC0	R/W	Stepping Motor Controller 0	00000__0 _B
63 _H	Reserved				
64 _H	PWM Control 1	PWC1	R/W	Stepping Motor Controller 1	00000__0 _B
65 _H	Reserved				
66 _H	PWM Control 2	PWC2	R/W	Stepping Motor Controller 2	00000__0 _B
67 _H	Reserved				
68 _H	PWM Control 3	PWC3	R/W	Stepping Motor Controller 3	00000__0 _B

(Continued)

MB90590 Series

Address	Register	Abbreviation	Access	Peripheral	Initial value
69 _H to 6C _H	Reserved				
6D _H	Serial IO Prescaler	CDCR	R/W	Prescaler (Serial IO)	0 XXX 1 1 1 1 _B
6E _H	Timer Control	TCCS	R/W	I/O Timer	0 0 0 0 0 0 0 _B
6F _H	ROM Mirror	ROMM	W	ROM Mirror	XXXXXXXX1 _B
70 _H to 8F _H	Reserved for CAN Interface 0/1. Refer to section about CAN Controller				
90 _H to 9D _H	Reserved				
9E _H	ROM Correction Control Status	PACSR	R/W	ROM Correction	0 0 0 0 0 0 0 _B
9F _H	Delayed Interrupt/release	DIRR	R/W	Delayed Interrupt	_____0 _B
A0 _H	Low-power Mode	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 _B
A1 _H	Clock Selector	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 _B
A2 _H to A7 _H	Reserved				
A8 _H	Watchdog Control	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
A9 _H	Time Base Timer Control	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 _B
AA _H to AD _H	Reserved				
AE _H	Flash Control Status (Flash product only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 __ 0 _B
AF _H	Reserved				
B0 _H	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 _B
B1 _H	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 _B
B2 _H	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 _B
B3 _H	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 _B
B4 _H	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 _B
B5 _H	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1 _B
B6 _H	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 _B
B7 _H	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 _B
B8 _H	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 _B
B9 _H	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 _B
BA _H	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 _B
BB _H	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 _B
BC _H	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 _B
BD _H	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1 _B
BE _H	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 _B
BF _H	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 _B
C0 _H to FF _H	Reserved				

(Continued)

MB90590 Series

Address	Register	Abbreviation	Access	Peripheral	Initial value
1900 _H	Reload L	PRLL0	R/W	16-bit Programmable Pulse Generator 0/1	XXXXXXXX _B
1901 _H	Reload H	PRLH0	R/W		XXXXXXXX _B
1902 _H	Reload L	PRLL1	R/W		XXXXXXXX _B
1903 _H	Reload H	PRLH1	R/W		XXXXXXXX _B
1904 _H	Reload L	PRLL2	R/W	16-bit Programmable Pulse Generator 2/3	XXXXXXXX _B
1905 _H	Reload H	PRLH2	R/W		XXXXXXXX _B
1906 _H	Reload L	PRLL3	R/W		XXXXXXXX _B
1907 _H	Reload H	PRLH3	R/W		XXXXXXXX _B
1908 _H	Reload L	PRLL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX _B
1909 _H	Reload H	PRLH4	R/W		XXXXXXXX _B
190A _H	Reload L	PRLL5	R/W		XXXXXXXX _B
190B _H	Reload H	PRLH5	R/W		XXXXXXXX _B
190C _H	Reload L	PRLL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXX _B
190D _H	Reload H	PRLH6	R/W		XXXXXXXX _B
190E _H	Reload L	PRLL7	R/W		XXXXXXXX _B
190F _H	Reload H	PRLH7	R/W		XXXXXXXX _B
1910 _H	Reload L	PRLL8	R/W	16-bit Programmable Pulse Generator 8/9	XXXXXXXX _B
1911 _H	Reload H	PRLH8	R/W		XXXXXXXX _B
1912 _H	Reload L	PRLL9	R/W		XXXXXXXX _B
1913 _H	Reload H	PRLH9	R/W		XXXXXXXX _B
1914 _H	Reload L	PRLLA	R/W	16-bit Programmable Pulse Generator A/B	XXXXXXXX _B
1915 _H	Reload H	PRLHA	R/W		XXXXXXXX _B
1916 _H	Reload L	PRLLB	R/W		XXXXXXXX _B
1917 _H	Reload H	PRLHB	R/W		XXXXXXXX _B
1918 _H to 191F _H	Reserved				
1920 _H	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXX _B
1921 _H	Input Capture 0	IPCP0	R		XXXXXXXX _B
1922 _H	Input Capture 1	IPCP1	R		XXXXXXXX _B
1923 _H	Input Capture 1	IPCP1	R		XXXXXXXX _B
1924 _H	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX _B
1925 _H	Input Capture 2	IPCP2	R		XXXXXXXX _B
1926 _H	Input Capture 3	IPCP3	R		XXXXXXXX _B
1927 _H	Input Capture 3	IPCP3	R		XXXXXXXX _B

(Continued)

MB90590 Series

Address	Register	Abbreviation	Access	Peripheral	Initial value
1928 _H	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXX _B
1929 _H	Input Capture 4	IPCP4	R		XXXXXXXX _B
192A _H	Input Capture 5	IPCP5	R		XXXXXXXX _B
192B _H	Input Capture 5	IPCP5	R		XXXXXXXX _B
192C _H to 192F _H	Reserved				
1930 _H	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX _B
1931 _H	Output Compare 0	OCCP0	R/W		XXXXXXXX _B
1932 _H	Output Compare 1	OCCP1	R/W		XXXXXXXX _B
1933 _H	Output Compare 1	OCCP1	R/W		XXXXXXXX _B
1934 _H	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX _B
1935 _H	Output Compare 2	OCCP2	R/W		XXXXXXXX _B
1936 _H	Output Compare 3	OCCP3	R/W		XXXXXXXX _B
1937 _H	Output Compare 3	OCCP3	R/W		XXXXXXXX _B
1938 _H	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX _B
1939 _H	Output Compare 4	OCCP4	R/W		XXXXXXXX _B
193A _H	Output Compare 5	OCCP5	R/W		XXXXXXXX _B
193B _H	Output Compare 5	OCCP5	R/W		XXXXXXXX _B
193C _H to 193F _H	Reserved				
1940 _H	Timer 0/Reload 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX _B
1941 _H	Timer 0/Reload 0	TMR0/ TMRLR0	R/W		XXXXXXXX _B
1942 _H	Timer 1/Reload 1	TMR1/ TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX _B
1943 _H	Timer 1/Reload 1	TMR1/ TMRLR1	R/W		XXXXXXXX _B
1944 _H	Timer Data	TCDT	R/W	IO Timer	0 0 0 0 0 0 0 0 _B
1945 _H	Timer Data	TCDT	R/W		0 0 0 0 0 0 0 0 _B
1946 _H	Frequency Data	SGFR	R/W	Sound Generator	XXXXXXXX _B
1947 _H	Amplitude Data	SGAR	R/W		XXXXXXXX _B
1948 _H	Decrement Grade	SGDR	R/W		XXXXXXXX _B
1949 _H	Tone Count	SGTR	R/W		XXXXXXXX _B
194A _H	Sub-second Data	WTBR	R/W	Watch Timer	XXXXXXXX _B
194B _H	Sub-second Data	WTBR	R/W		XXXXXXXX _B
194C _H	Sub-second Data	WTBR	R/W		_ _ _ XXXXX _B
194D _H	Second Data	WTSR	R/W		_ _ _ 0 0 0 0 0 0 _B

(Continued)

MB90590 Series

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
194E _H	Minute Data	WTMR	R/W	Watch Timer	__ 0 0 0 0 0 0 _B
194F _H	Hour Data	WTHR	R/W		__ _ 0 0 0 0 0 _B
1950 _H	PWM1 Compare 0	PWC10	R/W	Stepping Motor Controller 0	XXXXXXXX _B
1951 _H	PWM2 Compare 0	PWC20	R/W		XXXXXXXX _B
1952 _H	PWM1 Select 0	PWS10	R/W		_ _ 0 0 0 0 0 0 _B
1953 _H	PWM2 Select 0	PWS20	R/W		_ 0 0 0 0 0 0 0 _B
1954 _H	PWM1 Compare 1	PWC11	R/W	Stepping Motor Controller 1	XXXXXXXX _B
1955 _H	PWM2 Compare 1	PWC21	R/W		XXXXXXXX _B
1956 _H	PWM1 Select 1	PWS11	R/W		_ _ 0 0 0 0 0 0 _B
1957 _H	PWM2 Select 1	PWS21	R/W		_ 0 0 0 0 0 0 0 _B
1958 _H	PWM1 Compare 2	PWC12	R/W	Stepping Motor Controller 2	XXXXXXXX _B
1959 _H	PWM2 Compare 2	PWC22	R/W		XXXXXXXX _B
195A _H	PWM1 Select 2	PWS12	R/W		_ _ 0 0 0 0 0 0 _B
195B _H	PWM2 Select 2	PWS22	R/W		_ 0 0 0 0 0 0 0 _B
195C _H	PWM1 Compare 3	PWC13	R/W	Stepping Motor Controller 3	XXXXXXXX _B
195D _H	PWM2 Compare 3	PWC23	R/W		XXXXXXXX _B
195E _H	PWM1 Select 3	PWS13	R/W		_ _ 0 0 0 0 0 0 _B
195F _H	PWM2 Select 3	PWS23	R/W		_ 0 0 0 0 0 0 0 _B
1960 _H to 19FF _H	Reserved				
1A00 _H to 1AFF _H	Reserved for CAN Interface 0. Refer to section about CAN Controller				
1B00 _H to 1BFF _H	Reserved for CAN Interface 1. Refer to section about CAN Controller				
1C00 _H to 1CFF _H	Reserved for CAN Interface 0. Refer to section about CAN Controller				
1D00 _H to 1DFF _H	Reserved for CAN Interface 1. Refer to section about CAN Controller				
1E00 _H to 1EFF _H	Reserved				
1FF0 _H	ROM Correction Address 0	PADR0	R/W	ROM Correction	XXXXXXXX _B
1FF1 _H	ROM Correction Address 1	PADR0	R/W		XXXXXXXX _B
1FF2 _H	ROM Correction Address 2	PADR0	R/W		XXXXXXXX _B
1FF3 _H	ROM Correction Address 3	PADR1	R/W		XXXXXXXX _B
1FF4 _H	ROM Correction Address 4	PADR1	R/W		XXXXXXXX _B
1FF5 _H	ROM Correction Address 5	PADR1	R/W		XXXXXXXX _B
1FF6 _H to 1FFF _H	Reserved				

Note: Initial value of “_” represents unused bit, “X” represents unknown value.

Addresses in the range 0000_H to 00FF_H, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results reading “X” and any write access should not be performed.

MB90590 Series

■ CAN CONTROLLERS

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbits/s to 2 Mbits/s (when input clock is at 16 MHz)

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
000070 _H	000080 _H	Message buffer valid register	BVALR	R/W	00000000 00000000 _B
000071 _H	000081 _H				
000072 _H	000082 _H	Transmit request register	TREQR	R/W	00000000 00000000 _B
000073 _H	000083 _H				
000074 _H	000084 _H	Transmit cancel register	TCANR	W	00000000 00000000 _B
000075 _H	000085 _H				
000076 _H	000086 _H	Transmit complete register	TCR	R/W	00000000 00000000 _B
000077 _H	000087 _H				
000078 _H	000088 _H	Receive complete register	RCR	R/W	00000000 00000000 _B
000079 _H	000089 _H				
00007A _H	00008A _H	Remote request receiving register	RRTRR	R/W	00000000 00000000 _B
00007B _H	00008B _H				
00007C _H	00008C _H	Receive overrun register	ROVRR	R/W	00000000 00000000 _B
00007D _H	00008D _H				
00007E _H	00008E _H	Receive interrupt enable register	RIER	R/W	00000000 00000000 _B
00007F _H	00008F _H				

MB90590 Series

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001C00 _H	001D00 _H	Control status register	CSR	R/W, R	00---000 0---0-1 _B
001C01 _H	001D01 _H				
001C02 _H	001D02 _H	Last event indicator register	LEIR	R/W	----- 000-0000 _B
001C03 _H	001D03 _H				
001C04 _H	001D04 _H	Receive/transmit error counter	RTEC	R	00000000 00000000 _B
001C05 _H	001D05 _H				
001C06 _H	001D06 _H	Bit timing register	BTR	R/W	-1111111 11111111 _B
001C07 _H	001D07 _H				
001C08 _H	001D08 _H	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX _B
001C09 _H	001D09 _H				
001C0A _H	001D0A _H	Transmit RTR register	TRTRR	R/W	00000000 00000000 _B
001C0B _H	001D0B _H				
001C0C _H	001D0C _H	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX _B
001C0D _H	001D0D _H				
001C0E _H	001D0E _H	Transmit interrupt enable register	TIER	R/W	00000000 00000000 _B
001C0F _H	001D0F _H				
001C10 _H	001D10 _H	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX _B
001C11 _H	001D11 _H				XXXXXXXX XXXXXXXX _B
001C12 _H	001D12 _H				
001C13 _H	001D13 _H	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX _B
001C14 _H	001D14 _H				XXXXX--- XXXXXXXX _B
001C15 _H	001D15 _H				
001C16 _H	001D16 _H				
001C17 _H	001D17 _H	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX _B
001C18 _H	001D18 _H				XXXXX--- XXXXXXXX _B
001C19 _H	001D19 _H				
001C1A _H	001D1A _H				
001C1B _H	001D1B _H				XXXXX--- XXXXXXXX _B

MB90590 Series

List of Message Buffers (ID Registers)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001A20 _H	001B20 _H	ID register 0	IDR0	R/W	XXXXXXXX XXXXXXXX _B
001A21 _H	001B21 _H				
001A22 _H	001B22 _H				XXXXX--- XXXXXXXX _B
001A23 _H	001B23 _H				
001A24 _H	001B24 _H	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXX _B
001A25 _H	001B25 _H				
001A26 _H	001B26 _H				XXXXX--- XXXXXXXX _B
001A27 _H	001B27 _H				
001A28 _H	001B28 _H	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXX _B
001A29 _H	001B29 _H				
001A2A _H	001B2A _H				XXXXX--- XXXXXXXX _B
001A2B _H	001B2B _H				
001A2C _H	001B2C _H	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXX _B
001A2D _H	001B2D _H				
001A2E _H	001B2E _H				XXXXX--- XXXXXXXX _B
001A2F _H	001B2F _H				
001A30 _H	001B30 _H	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXX _B
001A31 _H	001B31 _H				
001A32 _H	001B32 _H				XXXXX--- XXXXXXXX _B
001A33 _H	001B33 _H				
001A34 _H	001B34 _H	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXX _B
001A35 _H	001B35 _H				
001A36 _H	001B36 _H				XXXXX--- XXXXXXXX _B
001A37 _H	001B37 _H				
001A38 _H	001B38 _H	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXX _B
001A39 _H	001B39 _H				
001A3A _H	001B3A _H				XXXXX--- XXXXXXXX _B
001A3B _H	001B3B _H				
001A3C _H	001B3C _H	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXX _B
001A3D _H	001B3D _H				
001A3E _H	001B3E _H				XXXXX--- XXXXXXXX _B
001A3F _H	001B3F _H				

(Continued)

MB90590 Series

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001A40 _H	001B40 _H	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXX _B
001A41 _H	001B41 _H				
001A42 _H	001B42 _H				XXXXX--- XXXXXXXX _B
001A43 _F	001B43 _H				
001A44 _H	001B44 _H	ID register 9	IDR9	R/W	XXXXXXXX XXXXXXXX _B
001A45 _H	001B45 _H				
001A46 _H	001B46 _H				XXXXX--- XXXXXXXX _B
001A47 _H	001B47 _H				
001A48 _H	001B48 _H	ID register 10	IDR10	R/W	XXXXXXXX XXXXXXXX _B
001A49 _H	001B49 _H				
001A4A _H	001B4A _H				XXXXX--- XXXXXXXX _B
001A4B _H	001B4B _H				
001A4C _H	001B4C _H	ID register 11	IDR11	R/W	XXXXXXXX XXXXXXXX _B
001A4D _H	001B4D _H				
001A4E _H	001B4E _H				XXXXX--- XXXXXXXX _B
001A4F _H	001B4F _H				
001A50 _H	001B50 _H	ID register 12	IDR12	R/W	XXXXXXXX XXXXXXXX _B
001A51 _H	001B51 _H				
001A52 _H	001B52 _H				XXXXX--- XXXXXXXX _B
001A53 _H	001B53 _H				
001A54 _H	001B54 _H	ID register 13	IDR13	R/W	XXXXXXXX XXXXXXXX _B
001A55 _H	001B55 _H				
001A56 _H	001B56 _H				XXXXX--- XXXXXXXX _B
001A57 _H	001B57 _H				
001A58 _H	001B58 _H	ID register 14	IDR14	R/W	XXXXXXXX XXXXXXXX _B
001A59 _H	001B59 _H				
001A5A _H	001B5A _H				XXXXX--- XXXXXXXX _B
001A5B _H	001B5B _H				
001A5C _H	001B5C _H	ID register 15	IDR15	R/W	XXXXXXXX XXXXXXXX _B
001A5D _H	001B5D _H				
001A5E _H	001B5E _H				XXXXX--- XXXXXXXX _B
001A5F _H	001B5F _H				

MB90590 Series

List of Message Buffers (DLC Registers and Data Registers)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001A60 _H	001B60 _H	DLC register 0	DLCR0	R/W	----XXXX _B
001A61 _H	001B61 _H				
001A62 _H	001B62 _H	DLC register 1	DLCR1	R/W	----XXXX _B
001A63 _H	001B63 _H				
001A64 _H	001B64 _H	DLC register 2	DLCR2	R/W	----XXXX _B
001A65 _H	001B65 _H				
001A66 _H	001B66 _H	DLC register 3	DLCR3	R/W	----XXXX _B
001A67 _H	001B67 _H				
001A68 _H	001B68 _H	DLC register 4	DLCR4	R/W	----XXXX _B
001A69 _H	001B69 _H				
001A6A _H	001B6A _H	DLC register 5	DLCR5	R/W	----XXXX _B
001A6B _H	001B6B _H				
001A6C _H	001B6C _H	DLC register 6	DLCR6	R/W	----XXXX _B
001A6D _H	001B6D _H				
001A6E _H	001B6E _H	DLC register 7	DLCR7	R/W	----XXXX _B
001A6F _H	001B6F _H				
001A70 _H	001B70 _H	DLC register 8	DLCR8	R/W	----XXXX
001A71 _H	001B71 _H				
001A72 _H	001B72 _H	DLC register 9	DLCR9	R/W	----XXXX _B
001A73 _H	001B73 _H				
001A74 _H	001B74 _H	DLC register 10	DLCR10	R/W	----XXXX _B
001A75 _H	001B75 _H				
001A76 _H	001B76 _H	DLC register 11	DLCR11	R/W	----XXXX _B
001A77 _H	001B77 _H				
001A78 _H	001B78 _H	DLC register 12	DLCR12	R/W	----XXXX _B
001A79 _H	001B79 _H				
001A7A _H	001B7A _H	DLC register 13	DLCR13	R/W	----XXXX _B
001A7B _H	001B7B _H				
001A7C _H	001B7C _H	DLC register 14	DLCR14	R/W	----XXXX _B
001A7D _H	001B7D _H				
001A7E _H	001B7E _H	DLC register 15	DLCR15	R/W	----XXXX _B
001A7F _H	001B7F _H				
001A80 _H to 001A87 _H	001B80 _H to 001B87 _H	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX _B to XXXXXXXX _B

(Continued)

MB90590 Series

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001A88 _H to 001A8F _H	001B88 _H to 001B8F _H	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX _B to XXXXXXXX _B
001A90 _H to 001A97 _H	001B90 _H to 001B97 _H	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX _B to XXXXXXXX _B
001A98 _H to 001A9F _H	001B98 _H to 001B9F _H	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX _B to XXXXXXXX _B
001AA0 _H to 001AA7 _H	001BA0 _H to 001BA7 _H	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX _B to XXXXXXXX _B
001AA8 _H to 001AAF _H	001BA8 _H to 001BAF _H	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX _B to XXXXXXXX _B
001AB0 _H to 001AB7 _H	001BB0 _H to 001BB7 _H	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX _B to XXXXXXXX _B
001AB8 _H to 001ABF _H	001BB8 _H to 001BBF _H	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX _B to XXXXXXXX _B
001AC0 _H to 001AC7 _H	001BC0 _H to 001BC7 _H	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX _B to XXXXXXXX _B
001AC8 _H to 001ACF _H	001BC8 _H to 001BCF _H	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX _B to XXXXXXXX _B
001AD0 _H to 001AD7 _H	001BD0 _H to 001BD7 _H	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX _B to XXXXXXXX _B
001AD8 _H to 001ADF _H	001BD8 _H to 001BDF _H	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX _B to XXXXXXXX _B
001AE0 _H to 001AE7 _H	001BE0 _H to 001BE7 _H	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX _B to XXXXXXXX _B
001AE8 _H to 001AEF _H	001BE8 _H to 001BEF _H	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX _B to XXXXXXXX _B
001AF0 _H to 001AF7 _H	001BF0 _H to 001BF7 _H	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX _B to XXXXXXXX _B
001AF8 _H to 001AFF _H	001BF8 _H to 001BFF _H	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX _B to XXXXXXXX _B

MB90590 Series

■ INTERRUPT MAP

Interrupt cause	I ² O/S clear	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N/A	# 08	FFFFDC _H	—	—
INT9 instruction	N/A	# 09	FFFFD8 _H	—	—
Exception	N/A	# 10	FFFFD4 _H	—	—
Time Base Timer	N/A	# 11	FFFFD0 _H	ICR00	0000B0 _H
External Interrupt (INT0 to INT7)	*1	# 12	FFFFCC _H		
CAN 0 RX	N/A	# 13	FFFFC8 _H	ICR01	0000B1 _H
CAN 0 TX/NS	N/A	# 14	FFFFC4 _H		
CAN 1 RX	N/A	# 15	FFFFC0 _H	ICR02	0000B2 _H
CAN 1 TX/NS	N/A	# 16	FFFFBC _H		
PPG 0/1	N/A	# 17	FFFFB8 _H	ICR03	0000B3 _H
PPG 2/3	N/A	# 18	FFFFB4 _H		
PPG 4/5	N/A	# 19	FFFFB0 _H	ICR04	0000B4 _H
PPG 6/7	N/A	# 20	FFFFAC _H		
PPG 8/9	N/A	# 21	FFFFA8 _H	ICR05	0000B5 _H
PPG A/B	N/A	# 22	FFFFA4 _H		
16-bit Reload Timer 0	*1	# 23	FFFFA0 _H	ICR06	0000B6 _H
16-bit Reload Timer 1	*1	# 24	FFFF9C _H		
Input Capture 0/1	*1	# 25	FFFF98 _H	ICR07	0000B7 _H
Output compare 0/1	*1	# 26	FFFF94 _H		
Input Capture 2/3	*1	# 27	FFFF90 _H	ICR08	0000B8 _H
Output Compare 2/3	*1	# 28	FFFF8C _H		
Input Capture 4/5	*1	# 29	FFFF88 _H	ICR09	0000B9 _H
Output Compare 4/5	*1	# 30	FFFF84 _H		
A/D Converter	*1	# 31	FFFF80 _H	ICR10	0000BA _H
I/O Timer/Watch Timer	N/A	# 32	FFFF7C _H		
Serial I/O	*1	# 33	FFFF78 _H	ICR11	0000BB _H
Sound Generator	N/A	# 34	FFFF74 _H		
UART 0 RX	*2	# 35	FFFF70 _H	ICR12	0000BC _H
UART 0 TX	*1	# 36	FFFF6C _H		
UART 1 RX	*2	# 37	FFFF68 _H	ICR13	0000BD _H
UART 1 TX	*1	# 38	FFFF64 _H		
UART 2 RX	*2	# 39	FFFF60 _H	ICR14	0000BE _H
UART 2 TX	*1	# 40	FFFF5C _H		
Flash Memory	N/A	# 41	FFFF58 _H	ICR15	0000BF _H
Delayed interrupt	N/A	# 42	FFFF54 _H		

MB90590 Series

*1: The interrupt request flag is cleared by the I²OS interrupt clear signal.

*2: The interrupt request flag is cleared by the I²OS interrupt clear signal. A stop request is available.

N/A: The interrupt request flag is not cleared by the I²OS interrupt clear signal.

Note: For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the I²OS interrupt clear signal.

Note: At the end of I²OS, the I²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the I²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the I²OS clear signal caused by the first event. So it is recommended not to use the I²OS for this interrupt number.

Note: If I²OS is enabled, I²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same I²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the I²OS, the other interrupt should be disabled.

MB90590 Series

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

($V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Value		Units	Remarks
		Min.	Max.		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *1
	AVR_{\pm}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVR_{\pm}$, $AVR+ \geq AVR -$
	DV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} \geq DV_{CC}$
Input voltage	V_I	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Output voltage	V_O	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Clamp Current	I_{CLAMP}	-2.0	2.0	mA	
"L" level max. output current	I_{OL1}	—	15	mA	Normal outputs
"L" level avg. output current	I_{OLAV1}	—	4	mA	Normal outputs, average value
"L" level max. output current	I_{OL2}	—	40	mA	High current outputs
"L" level avg. output current	I_{OLAV2}	—	30	mA	High current outputs, average value
"L" level max. overall output current	ΣI_{OL1}	—	100	mA	Sum of all normal outputs
"L" level max. overall output current	ΣI_{OL2}	—	330	mA	Sum of all high current outputs
"L" level avg. overall output current	ΣI_{OLAV1}	—	50	mA	Sum of all normal outputs, average value
"L" level avg. overall output current	ΣI_{OLAV2}	—	250	mA	Sum of all high current outputs, average value
"H" level max. output current	I_{OH1}	—	-15	mA	Normal outputs
"H" level avg. output current	I_{OHAV1}	—	-4	mA	Normal outputs, average value
"H" level max. output current	I_{OH2}	—	-40	mA	High current outputs
"H" level avg. output current	I_{OHAV2}	—	-30	mA	High current outputs, average value
"H" level max. overall output current	ΣI_{OH1}	—	-100	mA	Sum of all normal outputs
"H" level max. overall output current	ΣI_{OH2}	—	-330	mA	Sum of all high current outputs
"H" level avg. overall output current	ΣI_{OHAV1}	—	-50	mA	Sum of all normal outputs, average value
"H" level avg. overall output current	ΣI_{OHAV2}	—	-250	mA	Sum of all high current outputs, average value
Power consumption	P_D	—	500	mW	MB90F594A, MB90F591A, MB90F594G*3
		—	400	mW	MB90594, MB90591, MB90594G*3
Operating temperature	T_A	-40	+85	°C	
Storage temperature	T_{STG}	-55	+150	°C	

*1: Set AV_{CC} and V_{CC} to the same voltage. Make sure that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

*2: V_I and V_O should not exceed $V_{CC} + 0.3\text{ V}$. V_I should not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*3: Under development

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

MB90590 Series

2. Recommended Conditions

(V_{SS} = AV_{SS} = 0 V)

Parameter	Sym- bol	Rated Value			Units	Remarks	
		Min.	Typ.	Max.			
Power supply voltage	V _{CC} AV _{CC}	4.5	5.0	5.5	V	Under normal operation	MB90V590A MB90V590G* MB90F594A MB90F594G* MB90594 MB90594G*
		3.0	—	5.5	V	Maintains RAM data in stop mode	
		4.75	5.0	5.25	V	Under normal operation	
		3.0	—	5.25	V	Maintains RAM data in stop mode	MB90F591A MB90591
Input H voltage	V _{IHS}	0.8 V _{CC}	—	V _{CC} + 0.3	V	CMOS hysteresis input pin	
	V _{IHM}	V _{CC} - 0.3	—	V _{CC} + 0.3	V	MD input pin	
Input L voltage	V _{ILS}	V _{SS} - 0.3	—	0.6V _{CC}	V	CMOS hysteresis input pin	
	V _{ILM}	V _{SS} - 0.3	—	V _{SS} + 0.3	V	MD input pin	
Smooth capacitor	C _S	0.022	0.1	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the V _{CC} should be greater than this capacitor.	
Operating temperature	T _A	-40	—	+85	°C		


*:Under development

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

• C Pin Connection Diagram



MB90590 Series

3. DC Characteristics

(MB90V590A, MB90F594A, MB90594, MB90V590G*1, MB90F594G*1, MB90594G*1:

$V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$)

(MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$)

Parameter	Sym- bol	Pin	Test Condition	Rated Value			Units	Remarks
				Min.	Typ.	Max.		
Output H voltage	V _{OH1}	Normal outputs	V _{CC} = 4.5 V, I _{OH1} = −4.0 mA	V _{CC} − 0.5	—	—	V	
Output H voltage	V _{OH2}	High cur- rent outputs	V _{CC} = 4.5 V, I _{OH2} = −30.0 mA	V _{CC} − 0.5	—	—	V	
Output L voltage	V _{OL1}	Normal outputs	V _{CC} = 4.5 V, I _{OL1} = 4.0 mA	—	—	0.4	V	
Output L voltage	V _{OL2}	High cur- rent outputs	V _{CC} = 4.5 V, I _{OL2} = 30.0 mA	—	—	0.5	V	
Input leak current	I _{IL}	—	V _{CC} = 5.5 V, V _{SS} < V _I < V _{CC}	−5	—	5	μA	
Analog in- put leak cur- rent	I _{IAL}	AN0 to AN7	V _{CC} = 5.5 V, AV _{SS} < V _I < AV _{CC}	−1	—	1	μA	
Power supply current *2	I _{CC}	V _{CC}	V _{CC} = 5.0 V±10%, Internal frequency: 16 MHz, At normal operation.	—	37	60	mA	MB90594/594G*1
				—	50	80	mA	MB90F594A/F594G*1
				—	50	80	mA	MB90F591A
				—	45	60	mA	MB90591
	I _{CCS}		V _{CC} = 5.0 V±10%, Internal frequency: 16 MHz, At Sleep mode.	—	13	20	mA	MB90594/594G*1
				—	15	23	mA	MB90F594A/F594G*1
				—	15	23	mA	MB90F591A
				—	15	23	mA	MB90591
	I _{CTS}		V _{CC} = 5.0 V±1%, Internal frequency: 2 MHz, At Timer mode	—	0.3	0.6	mA	MB90594/594G*1
				—	0.35	0.6	mA	MB90F594A/F594G*1
				—	0.35	0.6	mA	MB90F591A
				—	0.35	0.6	mA	MB90591
	I _{CCH}		V _{CC} = 5.0 V±10%, At Stop mode, T _A = 25°C	—	5	20	μA	MB90594/594G*1
				—	5	20	μA	MB90F594A/F594G*1
				—	5	20	μA	MB90F591A
				—	5	20	μA	MB90591
Input capacity	C _{IN}	Other than C, AV _{CC} , AV _{SS} , AVR+, AVR-, V _{CC} , V _{SS} , DV _{CC} , DV _{SS}	—	—	10	80	pF	

*1: Under development

*2: Current values are tentative. They are subject to change without notice according to improvements in the characteristics. The power supply current testing conditions are when using the external clock.

MB90590 Series

4. AC Characteristics

(1) Clock Timing

(MB90V590A, MB90F594A, MB90594, MB90V590G*1, MB90F594G*1, MB90594G*1:



$V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

(MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)


Parameter	Symbol	Pin	Value			Units	Remarks
			Min.	Typ.	Max.		
Oscillation frequency	f_c	X0, X1	3	—	5	MHz	When using an oscillation circuit.
Oscillation cycle time	t_{CYL}	X0, X1	200	—	333	ns	When using an oscillation circuit.
External clock frequency	f_c	X0, X1	3	—	16	MHz	When using an external clock.
External clock cycle time	t_{CYL}	X0, X1	62.5	—	333	ns	When using an external clock.
Frequency deviation with PLL *2	Δf	—	—	—	5	%	
Input clock pulse width	P_{WH}, P_{WL}	X0	10	—	—	ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	t_{CR}, t_{CF}	X0	—	—	5	ns	When using external clock
Machine clock frequency	f_{CP}	—	1.5	—	16	MHz	
Machine clock cycle time	t_{CP}	—	62.5	—	666	ns	
Flash read cycle time	t_{CYCFL}	—	—	$2 t_{CP}$	—	ns	When Flash is accessed by CPU

*1: Under development

*2: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.




Example of Oscillation circuit



Make	Oscillator	Frequency (MHz)	C1 (pF)	C2 (pF)	R (Ω)
TBD	TBD	4MHz	TBD	TBD	TBD


MB90590 Series

- Guaranteed operation range



*: Under development

- External clock frequency and Machine clock frequency



*: When using an oscillation circuit, the maximum oscillation clock frequency is 5 MHz.

MB90590 Series

(2) Reset and Hardware Standby Input

(MB90V590A, MB90F594A, MB90594, MB90V590G*1, MB90F594G*1, MB90594G*1:

$V_{CC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)


(MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Rated Value		Units	Remarks
			Min.	Max.		
Reset input time	t_{RSTL}	$\overline{\text{RST}}$	$16 t_{CP}^{*2}$	—	ns	
Hardware standby input time	t_{HSTL}	$\overline{\text{HST}}$	$16 t_{CP}^{*2}$	—	ns	

*1: Under development

*2: " t_{CP} " represents one cycle time of the machine clock.

Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.



(3) Power On Reset


(MB90V590A, MB90F594A, MB90594, MB90V590G*, MB90F594G*, MB90594G*:

$V_{CC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

(MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Test Condition	Rated Value		Units	Remarks
				Min.	Max.		
Power on rise time	t_R	V_{CC}	—	0.05	30	ms	
Power off time	t_{OFF}	V_{CC}		50	—	ms	Due to repetitive operation

*: Under development



MB90590 Series

(4) UART0/1/2, Serial I/O Timing

(MB90V590A, MB90F594A, MB90594, MB90V590G*, MB90F594G*, MB90594G*:

$V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

(MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin Symbol	Condition	Value		Units	Remarks
				Min.	Max.		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK3	Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$.	8 t_{CP}	—	ns	
SCK $\downarrow \Rightarrow$ SOT delay time	t_{SLOV}	SCK0 to SCK3, SOT0 to SOT3		-80	80	ns	
Valid SIN \Rightarrow SCK \uparrow	t_{IVSH}	SCK0 to SCK3, SIN0 to SIN3		100	—	ns	
SCK $\uparrow \Rightarrow$ Valid SIN hold time	t_{SHIX}	SCK0 to SCK3, SIN0 to SIN3		60	—	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK3	External clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$.	4 t_{CP}	—	ns	
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK3		4 t_{CP}	—	ns	
SCK $\downarrow \Rightarrow$ SOT delay time	t_{SLOV}	SCK0 to SCK3, SOT0 to SOT3		—	150	ns	
Valid SIN \Rightarrow SCK \uparrow	t_{IVSH}	SCK0 to SCK3, SIN0 to SIN3		60	—	ns	
SCK $\uparrow \Rightarrow$ Valid SIN hold time	t_{SHIX}	SCK0 to SCK3, SIN0 to SIN3		60	—	ns	


*: Under development

Notes: 1.AC characteristic in CLK synchronized mode.

2. C_L is load capacity value of pins when testing.


3. t_{CP} is the machine cycle (Unit: ns).

• Internal Shift Clock Mode



MB90590 Series

• External Shift Clock Mode



(5) Timer Related Resource Input Timing

(MB90V590A, MB90F594A, MB90594, MB90V590G*, MB90F594G*, MB90594G*:


$V_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+85^\circ C$)

(MB90F591A, MB90591: $V_{CC} = 5.0 V \pm 5\%$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Input pulse width	t_{TIWH}	TIN0	—	4 t_{CP}	—	ns	
	t_{TIWL}	IN0 to IN5					

*: Under development

• Timer Input Timing



MB90590 Series


(6) Trigger Input Timing

(MB90V590A, MB90F594A, MB90594, MB90V590G*, MB90F594G*, MB90594G*:
 $V_{CC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)
 (MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Input pulse width	t_{TRGH} t_{TRGL}	INT0 to INT7, ADTG	—	5 t_{CP}	—	ns	

*: Under development

• Trigger Input Timing




(7) Slew Rate High Current Outputs (MB90F591A, MB90591, MB90594G* and MB90F594G* only)

(MB90F594G*, MB90594G*: $V_{CC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)
 (MB90F591A, MB90591: $V_{CC} = 5.0 \text{ V} \pm 5 \%$, $V_{SS} = AV_{SS} = 0\text{V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Output Rise/Fall time	t_{R2} t_{F2}	Port P70 to P77, Port P80 to P87	—	15	40	ns	

*: Under development

• Slew Rate Output Timing



$$V_H = V_{OL2} + 0.1 \times (V_{OH2} - V_{OL2})$$

$$V_L = V_{OL2} + 0.9 \times (V_{OH2} - V_{OL2})$$

MB90590 Series

5. A/D Converter

(MB90V590A, MB90F594A, MB90594, MB90V590G*1, MB90F594G*1, MB90594G*1:

$V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $3.0 \text{ V} \leq AVR+ - AVR-$, $T_A = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$)

(MB90F591A, MB90591: $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 5 \%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $3.0 \text{ V} \leq AVR+ - AVR-$, $T_A = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin	Value			Units	Remarks
			Min.	Typ.	Max.		
Resolution	—	—	—	—	10	bit	
Conversion error	—	—	—	—	± 5.0	LSB	
Nonlinearity error	—	—	—	—	± 2.5	LSB	
Differential nonlinearity error	—	—	—	—	± 1.9	LSB	
Zero reading voltage	V_{OT}	AN0 to AN7	$AVR- - 3.5$	$AVR- + 0.5$	$AVR- + 4.5$	mV	
Full scale reading voltage	V_{FST}	AN0 to AN7	$AVR+ - 6.5$	$AVR+ - 1.5$	$AVR+ + 1.5$	mV	
Conversion time	—	—	—	$352t_{CP}$	—	ns	
Sampling time	—	—	—	$64t_{CP}$	—	ns	
Analog port input current	I_{AIN}	AN0 to AN7	-1	—	+1	μA	
Analog input voltage range	V_{AIN}	AN0 to AN7	$AVR-$	—	$AVR+$	V	
Reference voltage range	—	$AVR+$	$AVR- + 2.7$	—	AV_{CC}	V	
	—	$AVR-$	0	—	$AVR+ - 2.7$	V	
Power supply current	I_A	AV_{CC}	—	5	—	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*2
Reference voltage current	I_R	$AVR+$	200	400	600	μA	
	I_{RH}	$AVR+$	—	—	5	μA	*2
Offset between input channels	—	AN0 to AN7	—	—	4	LSB	

*1: Under development

*2: When not operating A/D converter, this is the current ($V_{CC} = AV_{CC} = AVR+ = 5.0 \text{ V}$) when the CPU is stopped.

MB90590 Series


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{AVR^+ - AVR^-}{1024} [\text{V}]$$

$$V_{OT} (\text{Theoretical value}) = AVR^- + 0.5 \text{ LSB} [\text{V}]$$

$$V_{FST} (\text{Theoretical value}) = AVR^+ - 1.5 \text{ LSB} [\text{V}]$$


$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} [\text{LSB}]$$

V_{NT} : Voltage at a transition of digital output from $(N - 1)$ to N

(Continued)

MB90590 Series

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 15 kΩ or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @ machine clock of 16 MHz).

• Equipment of analog input circuit model



Note: Listed values must be considered as standards.

• Error

The smaller the $|AVR + - AVR -|$, the greater the error would become relatively.

MB90590 Series

■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
B	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the “~” column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers “0”. X: Extends with a sign before transferring. –: Transfers nothing.
AH	Indicates special operations involving the upper 16 bits in the accumulator. *: Transfers from AL to AH. –: No transfer. Z: Transfers 00 _H to AH. X: Transfers 00 _H or FF _H to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction. –: No change. S: Set by execution of instruction. R: Reset by execution of instruction.
S	
T	
N	
Z	
V	
C	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) *: Instruction is a read-modify-write instruction. –: Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

• Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done × the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

MB90590 Series

Table 2 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL and AH
AH	Upper 16 bits of A
AL	Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000 _H to 0000FF _H)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

MB90590 Series

Table 3 Effective Address Fields

Code	Notation			Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct “ea” corresponds to byte, word, and long-word types, starting from the left	—
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3			Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +			Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8 @RW7 + disp8			Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note : The number of bytes in the address extension is indicated by the “+” symbol in the “#” (number of bytes) column in the tables of instructions.

MB90590 Series

Table 4 Number of Execution Cycles for Each Type of Addressing

Code	Operand	(a)	Number of register accesses for each type of addressing
		Number of execution cycles for each type of addressing	
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C	@RW0 + RW7	4	2
1D	@RW1 + RW7	4	2
1E	@PC + disp16	2	0
1F	addr16	1	0

Note : “(a)” is used in the “~” (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b) byte		(c) word		(d) long	
	Cycles	Access	Cycles	Access	Cycles	Access
Internal register	+0	1	+0	1	+0	2
Internal memory even address	+0	1	+0	1	+0	2
Internal memory odd address	+0	1	+2	2	+4	4
Even address on external data bus (16 bits)	+1	1	+1	1	+2	2
Odd address on external data bus (16 bits)	+1	1	+4	2	+8	4
External data bus (8 bits)	+1	1	+4	2	+8	4

Notes: • “(b)”, “(c)”, and “(d)” are used in the “~” (number of states) column and column B (correction value) in the tables of instructions.

- When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	—	+2
External data bus (16 bits)	—	+3
External data bus (8 bits)	+3	—

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

- Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for “worst case” calculations.

MB90590 Series

Table 7 Transfer Instructions (Byte) [41 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOV A, dir	2	3	0	(b)	byte (A) ← (dir)	Z	*	—	—	—	*	*	—	—	—
MOV A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Z	*	—	—	—	*	*	—	—	—
MOV A, Ri	1	2	1	0	byte (A) ← (Ri)	Z	*	—	—	—	*	*	—	—	—
MOV A, ear	2	2	1	0	byte (A) ← (ear)	Z	*	—	—	—	*	*	—	—	—
MOV A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Z	*	—	—	—	*	*	—	—	—
MOV A, io	2	3	0	(b)	byte (A) ← (io)	Z	*	—	—	—	*	*	—	—	—
MOV A, #imm8	2	2	0	0	byte (A) ← imm8	Z	*	—	—	—	*	*	—	—	—
MOV A, @A	2	3	0	(b)	byte (A) ← ((A))	Z	—	—	—	—	*	*	—	—	—
MOV A, @RLi+disp8	3	10	2	(b)	byte (A) ← ((RLi)+disp8)	Z	*	—	—	—	*	*	—	—	—
MOVN A, #imm4	1	1	0	0	byte (A) ← imm4	Z	*	—	—	—	R	*	—	—	—
MOVX A, dir	2	3	0	(b)	byte (A) ← (dir)	X	*	—	—	—	*	*	—	—	—
MOVX A, addr16	3	4	0	(b)	byte (A) ← (addr16)	X	*	—	—	—	*	*	—	—	—
MOVX A, Ri	2	2	1	0	byte (A) ← (Ri)	X	*	—	—	—	*	*	—	—	—
MOVX A, ear	2	2	1	0	byte (A) ← (ear)	X	*	—	—	—	*	*	—	—	—
MOVX A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	X	*	—	—	—	*	*	—	—	—
MOVX A, io	2	3	0	(b)	byte (A) ← (io)	X	*	—	—	—	*	*	—	—	—
MOVX A, #imm8	2	2	0	0	byte (A) ← imm8	X	*	—	—	—	*	*	—	—	—
MOVX A, @A	2	3	0	(b)	byte (A) ← ((A))	X	—	—	—	—	*	*	—	—	—
MOVX A, @RWi+disp8	2	5	1	(b)	byte (A) ← ((RWi)+disp8)	X	*	—	—	—	*	*	—	—	—
MOVX A, @RLi+disp8	3	10	2	(b)	byte (A) ← ((RLi)+disp8)	X	*	—	—	—	*	*	—	—	—
MOV dir, A	2	3	0	(b)	byte (dir) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV addr16, A	3	4	0	(b)	byte (addr16) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV Ri, A	1	2	1	0	byte (Ri) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV ear, A	2	2	1	0	byte (ear) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV eam, A	2+	3+ (a)	0	(b)	byte (eam) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV io, A	2	3	0	(b)	byte (io) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV @RLi+disp8, A	3	10	2	(b)	byte ((RLi)+disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOV Ri, ear	2	3	2	0	byte (Ri) ← (ear)	—	—	—	—	—	*	*	—	—	—
MOV Ri, eam	2+	4+ (a)	1	(b)	byte (Ri) ← (eam)	—	—	—	—	—	*	*	—	—	—
MOV ear, Ri	2	4	2	0	byte (ear) ← (Ri)	—	—	—	—	—	*	*	—	—	—
MOV eam, Ri	2+	5+ (a)	1	(b)	byte (eam) ← (Ri)	—	—	—	—	—	*	*	—	—	—
MOV Ri, #imm8	2	2	1	0	byte (Ri) ← imm8	—	—	—	—	—	*	*	—	—	—
MOV io, #imm8	3	5	0	(b)	byte (io) ← imm8	—	—	—	—	—	—	—	—	—	—
MOV dir, #imm8	3	5	0	(b)	byte (dir) ← imm8	—	—	—	—	—	—	—	—	—	—
MOV ear, #imm8	3	2	1	0	byte (ear) ← imm8	—	—	—	—	—	*	*	—	—	—
MOV eam, #imm8	3+	4+ (a)	0	(b)	byte (eam) ← imm8	—	—	—	—	—	—	—	—	—	—
MOV @AL, AH															
/MOV @A, T	2	3	0	(b)	byte ((A)) ← (AH)	—	—	—	—	—	*	*	—	—	—
XCH A, ear	2	4	2	0	byte (A) ↔ (ear)	Z	—	—	—	—	—	—	—	—	—
XCH A, eam	2+	5+ (a)	0	2× (b)	byte (A) ↔ (eam)	Z	—	—	—	—	—	—	—	—	—
XCH Ri, ear	2	7	4	0	byte (Ri) ↔ (ear)	—	—	—	—	—	—	—	—	—	—
XCH Ri, eam	2+	9+ (a)	2	2× (b)	byte (Ri) ↔ (eam)	—	—	—	—	—	—	—	—	—	—

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVW A, dir	2	3	0	(c)	word (A) ← (dir)	—	*	—	—	—	*	*	—	—	—
MOVW A, addr16	3	4	0	(c)	word (A) ← (addr16)	—	*	—	—	—	*	*	—	—	—
MOVW A, SP	1	1	0	0	word (A) ← (SP)	—	*	—	—	—	*	*	—	—	—
MOVW A, RWi	1	2	1	0	word (A) ← (RWi)	—	*	—	—	—	*	*	—	—	—
MOVW A, ear	2	2	1	0	word (A) ← (ear)	—	*	—	—	—	*	*	—	—	—
MOVW A, eam	2+	3+ (a)	0	(c)	word (A) ← (eam)	—	*	—	—	—	*	*	—	—	—
MOVW A, io	2	3	0	(c)	word (A) ← (io)	—	*	—	—	—	*	*	—	—	—
MOVW A, @A	2	3	0	(c)	word (A) ← ((A))	—	—	—	—	—	*	*	—	—	—
MOVW A, #imm16	3	2	0	0	word (A) ← imm16	—	*	—	—	—	*	*	—	—	—
MOVW A, @RWi+disp8	2	5	1	(c)	word (A) ← ((RWi) +disp8)	—	*	—	—	—	*	*	—	—	—
MOVW A, @RLi+disp8	3	10	2	(c)	word (A) ← ((RLi) +disp8)	—	*	—	—	—	*	*	—	—	—
MOVW dir, A	2	3	0	(c)	word (dir) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW addr16, A	3	4	0	(c)	word (addr16) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW SP, A	1	1	0	0	word (SP) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, A	1	2	1	0	word (RWi) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW ear, A	2	2	1	0	word (ear) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW eam, A	2+	3+ (a)	0	(c)	word (eam) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW io, A	2	3	0	(c)	word (io) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW @RWi+disp8, A	2	5	1	(c)	word ((RWi) +disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW @RLi+disp8, A	3	10	2	(c)	word ((RLi) +disp8) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, ear	2	3	2	(0)	word (RWi) ← (ear)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, eam	2+	4+ (a)	1	(c)	word (RWi) ← (eam)	—	—	—	—	—	*	*	—	—	—
MOVW ear, RWi	2	4	2	0	word (ear) ← (RWi)	—	—	—	—	—	*	*	—	—	—
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) ← (RWi)	—	—	—	—	—	*	*	—	—	—
MOVW RWi, #imm16	3	2	1	0	word (RWi) ← imm16	—	—	—	—	—	*	*	—	—	—
MOVW io, #imm16	4	5	0	(c)	word (io) ← imm16	—	—	—	—	—	*	*	—	—	—
MOVW ear, #imm16	4	2	1	0	word (ear) ← imm16	—	—	—	—	—	*	*	—	—	—
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	—	—	—	—	—	—	—	—	—	—
MOVW @AL, AH /MOVW @A, T	2	3	0	(c)	word ((A)) ← (AH)	—	—	—	—	—	*	*	—	—	—
XCHW A, ear	2	4	2	0	word (A) ↔ (ear)	—	—	—	—	—	—	—	—	—	—
XCHW A, eam	2+	5+ (a)	0	2× (c)	word (A) ↔ (eam)	—	—	—	—	—	—	—	—	—	—
XCHW RWi, ear	2	7	4	0	word (RWi) ↔ (ear)	—	—	—	—	—	—	—	—	—	—
XCHW RWi, eam	2+	9+ (a)	2	2× (c)	word (RWi) ↔ (eam)	—	—	—	—	—	—	—	—	—	—
MOVL A, ear	2	4	2	0	long (A) ← (ear)	—	—	—	—	—	*	*	—	—	—
MOVL A, eam	2+	5+ (a)	0	(d)	long (A) ← (eam)	—	—	—	—	—	*	*	—	—	—
MOVL A, #imm32	5	3	0	0	long (A) ← imm32	—	—	—	—	—	*	*	—	—	—
MOVL ear, A	2	4	2	0	long (ear) ← (A)	—	—	—	—	—	*	*	—	—	—
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) ← (A)	—	—	—	—	—	*	*	—	—	—

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ADD A, #imm8	2	2	0	0	byte (A) \leftarrow (A) + imm8	Z	—	—	—	—	*	*	*	*	—
ADD A, dir	2	5	0	(b)	byte (A) \leftarrow (A) + (dir)	Z	—	—	—	—	*	*	*	*	—
ADD A, ear	2	3	1	0	byte (A) \leftarrow (A) + (ear)	Z	—	—	—	—	*	*	*	*	—
ADD A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) + (eam)	Z	—	—	—	—	*	*	*	*	—
ADD ear, A	2	3	2	0	byte (ear) \leftarrow (ear) + (A)	—	—	—	—	—	*	*	*	*	—
ADD eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) + (A)	Z	—	—	—	—	*	*	*	*	*
ADDC A	1	2	0	0	byte (A) \leftarrow (AH) + (AL) + (C)	Z	—	—	—	—	*	*	*	*	—
ADDC A, ear	2	3	1	0	byte (A) \leftarrow (A) + (ear) + (C)	Z	—	—	—	—	*	*	*	*	—
ADDC A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) + (eam) + (C)	Z	—	—	—	—	*	*	*	*	—
ADDDC A	1	3	0	0	byte (A) \leftarrow (AH) + (AL) + (C) (decimal)	Z	—	—	—	—	*	*	*	*	—
SUB A, #imm8	2	2	0	0	byte (A) \leftarrow (A) – imm8	Z	—	—	—	—	*	*	*	*	—
SUB A, dir	2	5	0	(b)	byte (A) \leftarrow (A) – (dir)	Z	—	—	—	—	*	*	*	*	—
SUB A, ear	2	3	1	0	byte (A) \leftarrow (A) – (ear)	Z	—	—	—	—	*	*	*	*	—
SUB A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) – (eam)	Z	—	—	—	—	*	*	*	*	—
SUB ear, A	2	3	2	0	byte (ear) \leftarrow (ear) – (A)	—	—	—	—	—	*	*	*	*	—
SUB eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) – (A)	—	—	—	—	—	*	*	*	*	*
SUBC A	1	2	0	0	byte (A) \leftarrow (AH) – (AL) – (C)	Z	—	—	—	—	*	*	*	*	—
SUBC A, ear	2	3	1	0	byte (A) \leftarrow (A) – (ear) – (C)	Z	—	—	—	—	*	*	*	*	—
SUBC A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) – (eam) – (C)	Z	—	—	—	—	*	*	*	*	—
SUBDC A	1	3	0	0	byte (A) \leftarrow (AH) – (AL) – (C) (decimal)	Z	—	—	—	—	*	*	*	*	—
ADDW A	1	2	0	0	word (A) \leftarrow (AH) + (AL)	—	—	—	—	—	*	*	*	*	—
ADDW A, ear	2	3	1	0	word (A) \leftarrow (A) + (ear)	—	—	—	—	—	*	*	*	*	—
ADDW A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam)	—	—	—	—	—	*	*	*	*	—
ADDW A, #imm16	3	2	0	0	word (A) \leftarrow (A) + imm16	—	—	—	—	—	*	*	*	*	—
ADDW ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	—	—	—	—	—	*	*	*	*	—
ADDW eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) + (A)	—	—	—	—	—	*	*	*	*	*
ADDCW A, ear	2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	—	—	—	—	—	*	*	*	*	—
ADDCW A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	—	—	—	—	—	*	*	*	*	—
SUBW A	1	2	0	0	word (A) \leftarrow (AH) – (AL)	—	—	—	—	—	*	*	*	*	—
SUBW A, ear	2	3	1	0	word (A) \leftarrow (A) – (ear)	—	—	—	—	—	*	*	*	*	—
SUBW A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) – (eam)	—	—	—	—	—	*	*	*	*	—
SUBW A, #imm16	3	2	0	0	word (A) \leftarrow (A) – imm16	—	—	—	—	—	*	*	*	*	—
SUBW ear, A	2	3	2	0	word (ear) \leftarrow (ear) – (A)	—	—	—	—	—	*	*	*	*	—
SUBW eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) – (A)	—	—	—	—	—	*	*	*	*	*
SUBCW A, ear	2	3	1	0	word (A) \leftarrow (A) – (ear) – (C)	—	—	—	—	—	*	*	*	*	—
SUBCW A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) – (eam) – (C)	—	—	—	—	—	*	*	*	*	—
ADDL A, ear	2	6	2	0	long (A) \leftarrow (A) + (ear)	—	—	—	—	—	*	*	*	*	—
ADDL A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) + (eam)	—	—	—	—	—	*	*	*	*	—
ADDL A, #imm32	5	4	0	0	long (A) \leftarrow (A) + imm32	—	—	—	—	—	*	*	*	*	—
SUBL A, ear	2	6	2	0	long (A) \leftarrow (A) – (ear)	—	—	—	—	—	*	*	*	*	—
SUBL A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) – (eam)	—	—	—	—	—	*	*	*	*	—
SUBL A, #imm32	5	4	0	0	long (A) \leftarrow (A) – imm32	—	—	—	—	—	*	*	*	*	—

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
INC ear	2	2	2	0	byte (ear) \leftarrow (ear) +1	—	—	—	—	—	*	*	*	—	—
INC eam	2+	5+ (a)	0	2 \times (b)	byte (eam) \leftarrow (eam) +1	—	—	—	—	—	*	*	*	—	*
DEC ear	2	3	2	0	byte (ear) \leftarrow (ear) -1	—	—	—	—	—	*	*	*	—	—
DEC eam	2+	5+ (a)	0	2 \times (b)	byte (eam) \leftarrow (eam) -1	—	—	—	—	—	*	*	*	—	*
INCW ear	2	3	2	0	word (ear) \leftarrow (ear) +1	—	—	—	—	—	*	*	*	—	—
INCW eam	2+	5+ (a)	0	2 \times (c)	word (eam) \leftarrow (eam) +1	—	—	—	—	—	*	*	*	—	*
DECW ear	2	3	2	0	word (ear) \leftarrow (ear) -1	—	—	—	—	—	*	*	*	—	—
DECW eam	2+	5+ (a)	0	2 \times (c)	word (eam) \leftarrow (eam) -1	—	—	—	—	—	*	*	*	—	*
INCL ear	2	7	4	0	long (ear) \leftarrow (ear) +1	—	—	—	—	—	*	*	*	—	—
INCL eam	2+	9+ (a)	0	2 \times (d)	long (eam) \leftarrow (eam) +1	—	—	—	—	—	*	*	*	—	*
DECL ear	2	7	4	0	long (ear) \leftarrow (ear) -1	—	—	—	—	—	*	*	*	—	—
DECL eam	2+	9+ (a)	0	2 \times (d)	long (eam) \leftarrow (eam) -1	—	—	—	—	—	*	*	*	—	*

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
CMP A	1	1	0	0	byte (AH) - (AL)	—	—	—	—	—	*	*	*	*	—
CMP A, ear	2	2	1	0	byte (A) \leftarrow (ear)	—	—	—	—	—	*	*	*	*	—
CMP A, eam	2+	3+ (a)	0	(b)	byte (A) \leftarrow (eam)	—	—	—	—	—	*	*	*	*	—
CMP A, #imm8	2	2	0	0	byte (A) \leftarrow imm8	—	—	—	—	—	*	*	*	*	—
CMPW A	1	1	0	0	word (AH) - (AL)	—	—	—	—	—	*	*	*	*	—
CMPW A, ear	2	2	1	0	word (A) \leftarrow (ear)	—	—	—	—	—	*	*	*	*	—
CMPW A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	—	—	—	—	—	*	*	*	*	—
CMPW A, #imm16	3	2	0	0	word (A) \leftarrow imm16	—	—	—	—	—	*	*	*	*	—
CMPL A, ear	2	6	2	0	word (A) \leftarrow (ear)	—	—	—	—	—	*	*	*	*	—
CMPL A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	—	—	—	—	—	*	*	*	*	—
CMPL A, #imm32	5	3	0	0	word (A) \leftarrow imm32	—	—	—	—	—	*	*	*	*	—

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
DIVU A	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	—	—	—	—	—	—	—	*	*	—
DIVU A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	—	—	—	—	—	—	—	*	*	—
DIVU A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	—	—	—	—	—	—	—	*	*	—
DIVUW A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	—	—	—	—	—	—	—	*	*	—
DIVUW A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	—	—	—	—	—	—	—	*	*	—
MULU A	1	*8	0	0	byte (AH) *byte (AL) → word (A)	—	—	—	—	—	—	—	—	—	—
MULU A, ear	2	*9	1	0	byte (A) *byte (ear) → word (A)	—	—	—	—	—	—	—	—	—	—
MULU A, eam	2+	*10	0	(b)	byte (A) *byte (eam) → word (A)	—	—	—	—	—	—	—	—	—	—
MULUW A	1	*11	0	0	word (AH) *word (AL) → long (A)	—	—	—	—	—	—	—	—	—	—
MULUW A, ear	2	*12	1	0	word (A) *word (ear) → long (A)	—	—	—	—	—	—	—	—	—	—
MULUW A, eam	2+	*13	0	(c)	word (A) *word (eam) → long (A)	—	—	—	—	—	—	—	—	—	—

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and $2 \times (b)$ normally.

*7: (c) when the result is zero or when an overflow occurs, and $2 \times (c)$ normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
DIV A	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	—	—	—	—	—	—	*	*	—
DIV A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	—	—	—	—	—	—	*	*	—
DIV A, eam	2 +	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	—	—	—	—	—	—	*	*	—
DIVW A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	—	—	—	—	—	—	—	*	*	—
DIVW A, eam	2 +	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	—	—	—	—	—	—	—	*	*	—
MULU A	2	*8	0	0	byte (AH) *byte (AL) → word (A)	—	—	—	—	—	—	—	—	—	—
MULU A, ear	2	*9	1	0	byte (A) *byte (ear) → word (A)	—	—	—	—	—	—	—	—	—	—
MULU A, eam	2 +	*10	0	(b)	byte (A) *byte (eam) → word (A)	—	—	—	—	—	—	—	—	—	—
MULUW A	2	*11	0	0	word (AH) *word (AL) → long (A)	—	—	—	—	—	—	—	—	—	—
MULUW A, ear	2	*12	1	0	word (A) *word (ear) → long (A)	—	—	—	—	—	—	—	—	—	—
MULUW A, eam	2 +	*13	0	(c)	word (A) *word (eam) → long (A)	—	—	—	—	—	—	—	—	—	—

*1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.

*2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.

*3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.

*4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation.
Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.

*5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

*6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.

*7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.

*8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.

*9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

*11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.

*12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.

*13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
• When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
• For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

MB90590 Series

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
AND A, #imm8	2	2	0	0	byte (A) ← (A) and imm8	—	—	—	—	—	*	*	R	—	—
AND A, ear	2	3	1	0	byte (A) ← (A) and (ear)	—	—	—	—	—	*	*	R	—	—
AND A, eam	2+	4+ (a)	0	(b)	byte (A) ← (A) and (eam)	—	—	—	—	—	*	*	R	—	—
AND ear, A	2	3	2	0	byte (ear) ← (ear) and (A)	—	—	—	—	—	*	*	R	—	—
AND eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) and (A)	—	—	—	—	—	*	*	R	—	*
OR A, #imm8	2	2	0	0	byte (A) ← (A) or imm8	—	—	—	—	—	*	*	R	—	—
OR A, ear	2	3	1	0	byte (A) ← (A) or (ear)	—	—	—	—	—	*	*	R	—	—
OR A, eam	2+	4+ (a)	0	(b)	byte (A) ← (A) or (eam)	—	—	—	—	—	*	*	R	—	—
OR ear, A	2	3	2	0	byte (ear) ← (ear) or (A)	—	—	—	—	—	*	*	R	—	—
OR eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) or (A)	—	—	—	—	—	*	*	R	—	*
XOR A, #imm8	2	2	0	0	byte (A) ← (A) xor imm8	—	—	—	—	—	*	*	R	—	—
XOR A, ear	2	3	1	0	byte (A) ← (A) xor (ear)	—	—	—	—	—	*	*	R	—	—
XOR A, eam	2+	4+ (a)	0	(b)	byte (A) ← (A) xor (eam)	—	—	—	—	—	*	*	R	—	—
XOR ear, A	2	3	2	0	byte (ear) ← (ear) xor (A)	—	—	—	—	—	*	*	R	—	—
XOR eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) xor (A)	—	—	—	—	—	*	*	R	—	*
NOT A	1	2	0	0	byte (A) ← not (A)	—	—	—	—	—	*	*	R	—	—
NOT ear	2	3	2	0	byte (ear) ← not (ear)	—	—	—	—	—	*	*	R	—	—
NOT eam	2+	5+ (a)	0	2× (b)	byte (eam) ← not (eam)	—	—	—	—	—	*	*	R	—	*
ANDW A	1	2	0	0	word (A) ← (AH) and (A)	—	—	—	—	—	*	*	R	—	—
ANDW A, #imm16	3	2	0	0	word (A) ← (A) and imm16	—	—	—	—	—	*	*	R	—	—
ANDW A, ear	2	3	1	0	word (A) ← (A) and (ear)	—	—	—	—	—	*	*	R	—	—
ANDW A, eam	2+	4+ (a)	0	(c)	word (A) ← (A) and (eam)	—	—	—	—	—	*	*	R	—	—
ANDW ear, A	2	3	2	0	word (ear) ← (ear) and (A)	—	—	—	—	—	*	*	R	—	—
ANDW eam, A	2+	5+ (a)	0	2× (c)	word (eam) ← (eam) and (A)	—	—	—	—	—	*	*	R	—	*
ORW A	1	2	0	0	word (A) ← (AH) or (A)	—	—	—	—	—	*	*	R	—	—
ORW A, #imm16	3	2	0	0	word (A) ← (A) or imm16	—	—	—	—	—	*	*	R	—	—
ORW A, ear	2	3	1	0	word (A) ← (A) or (ear)	—	—	—	—	—	*	*	R	—	—
ORW A, eam	2+	4+ (a)	0	(c)	word (A) ← (A) or (eam)	—	—	—	—	—	*	*	R	—	—
ORW ear, A	2	3	2	0	word (ear) ← (ear) or (A)	—	—	—	—	—	*	*	R	—	—
ORW eam, A	2+	5+ (a)	0	2× (c)	word (eam) ← (eam) or (A)	—	—	—	—	—	*	*	R	—	*
XORW A	1	2	0	0	word (A) ← (AH) xor (A)	—	—	—	—	—	*	*	R	—	—
XORW A, #imm16	3	2	0	0	word (A) ← (A) xor imm16	—	—	—	—	—	*	*	R	—	—
XORW A, ear	2	3	1	0	word (A) ← (A) xor (ear)	—	—	—	—	—	*	*	R	—	—
XORW A, eam	2+	4+ (a)	0	(c)	word (A) ← (A) xor (eam)	—	—	—	—	—	*	*	R	—	—
XORW ear, A	2	3	2	0	word (ear) ← (ear) xor (A)	—	—	—	—	—	*	*	R	—	—
XORW eam, A	2+	5+ (a)	0	2× (c)	word (eam) ← (eam) xor (A)	—	—	—	—	—	*	*	R	—	*
NOTW A	1	2	0	0	word (A) ← not (A)	—	—	—	—	—	*	*	R	—	—
NOTW ear	2	3	2	0	word (ear) ← not (ear)	—	—	—	—	—	*	*	R	—	—
NOTW eam	2+	5+ (a)	0	2× (c)	word (eam) ← not (eam)	—	—	—	—	—	*	*	R	—	*

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ANDL A, ear	2	6	2	0	long (A) \leftarrow (A) and (ear)	—	—	—	—	—	*	*	R	—	—
ANDL A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) and (eam)	—	—	—	—	—	*	*	R	—	—
ORL A, ear	2	6	2	0	long (A) \leftarrow (A) or (ear)	—	—	—	—	—	*	*	R	—	—
ORL A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) or (eam)	—	—	—	—	—	*	*	R	—	—
XORL A, ea	2	6	2	0	long (A) \leftarrow (A) xor (ear)	—	—	—	—	—	*	*	R	—	—
XORL A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) xor (eam)	—	—	—	—	—	*	*	R	—	—

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
NEG A	1	2	0	0	byte (A) \leftarrow 0 – (A)	X	—	—	—	—	*	*	*	*	—
NEG ear	2	3	2	0	byte (ear) \leftarrow 0 – (ear)	—	—	—	—	—	*	*	*	*	—
NEG eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow 0 – (eam)	—	—	—	—	—	*	*	*	*	*
NEGW A	1	2	0	0	word (A) \leftarrow 0 – (A)	—	—	—	—	—	*	*	*	*	—
NEGW ear	2	3	2	0	word (ear) \leftarrow 0 – (ear)	—	—	—	—	—	*	*	*	*	—
NEGW eam	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow 0 – (eam)	—	—	—	—	—	*	*	*	*	*

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
NRML A, R0	2	*1	1	0	long (A) \leftarrow Shift until first digit is “1” byte (R0) \leftarrow Current shift count	—	—	—	—	—	—	*	—	—	—

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
RORC A	2	2	0	0	byte (A) ← Right rotation with carry	—	—	—	—	—	*	*	—	*	—
ROLC A	2	2	0	0	byte (A) ← Left rotation with carry	—	—	—	—	—	*	*	—	*	—
RORC ear	2	3	2	0	byte (ear) ← Right rotation with carry	—	—	—	—	—	*	*	—	*	—
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Right rotation with carry	—	—	—	—	—	*	*	—	*	*
ROLC ear	2	3	2	0	byte (ear) ← Left rotation with carry	—	—	—	—	—	*	*	—	*	—
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Left rotation with carry	—	—	—	—	—	*	*	—	*	*
ASR A, R0	2	*1	1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSR A, R0	2	*1	1	0	byte (A) ← Logical right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSL A, R0	2	*1	1	0	byte (A) ← Logical left barrel shift (A, R0)	—	—	—	—	—	*	*	—	*	—
ASRWA	1	2	0	0	word (A) ← Arithmetic right shift (A, 1 bit)	—	—	—	—	*	*	*	—	*	—
LSRW A/SHRW A	1	2	0	0	word (A) ← Logical right shift (A, 1 bit)	—	—	—	—	*	R	*	—	*	—
LSLW A/SHLW A	1	2	0	0	word (A) ← Logical left shift (A, 1 bit)	—	—	—	—	—	*	*	—	*	—
ASRW A, R0	2	*1	1	0	word (A) ← Arithmetic right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSRW A, R0	2	*1	1	0	word (A) ← Logical right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSLW A, R0	2	*1	1	0	word (A) ← Logical left barrel shift (A, R0)	—	—	—	—	—	*	*	—	*	—
ASRL A, R0	2	*2	1	0	long (A) ← Arithmetic right shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSRL A, R0	2	*2	1	0	long (A) ← Logical right barrel shift (A, R0)	—	—	—	—	*	*	*	—	*	—
LSLL A, R0	2	*2	1	0	long (A) ← Logical left barrel shift (A, R0)	—	—	—	—	—	*	*	—	*	—

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 19 Branch 1 Instructions [31 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
BZ/BEQ rel	2	*1	0	0	Branch when (Z) = 1	—	—	—	—	—	—	—	—	—	—
BNZ/BNE rel	2	*1	0	0	Branch when (Z) = 0	—	—	—	—	—	—	—	—	—	—
BC/BLO rel	2	*1	0	0	Branch when (C) = 1	—	—	—	—	—	—	—	—	—	—
BNC/BHS rel	2	*1	0	0	Branch when (C) = 0	—	—	—	—	—	—	—	—	—	—
BN rel	2	*1	0	0	Branch when (N) = 1	—	—	—	—	—	—	—	—	—	—
BP rel	2	*1	0	0	Branch when (N) = 0	—	—	—	—	—	—	—	—	—	—
BV rel	2	*1	0	0	Branch when (V) = 1	—	—	—	—	—	—	—	—	—	—
BNV rel	2	*1	0	0	Branch when (V) = 0	—	—	—	—	—	—	—	—	—	—
BT rel	2	*1	0	0	Branch when (T) = 1	—	—	—	—	—	—	—	—	—	—
BNT rel	2	*1	0	0	Branch when (T) = 0	—	—	—	—	—	—	—	—	—	—
BLT rel	2	*1	0	0	Branch when (V) xor (N) = 1	—	—	—	—	—	—	—	—	—	—
BGE rel	2	*1	0	0	Branch when (V) xor (N) = 0	—	—	—	—	—	—	—	—	—	—
BLE rel	2	*1	0	0	Branch when ((V) xor (N)) or (Z) = 1	—	—	—	—	—	—	—	—	—	—
BGT rel	2	*1	0	0	Branch when ((V) xor (N)) or (Z) = 0	—	—	—	—	—	—	—	—	—	—
BLS rel	2	*1	0	0	Branch when (C) or (Z) = 1	—	—	—	—	—	—	—	—	—	—
BHI rel	2	*1	0	0	Branch when (C) or (Z) = 0	—	—	—	—	—	—	—	—	—	—
BRA rel	2	*1	0	0	Branch unconditionally	—	—	—	—	—	—	—	—	—	—
JMP @A	1	2	0	0	word (PC) ← (A)	—	—	—	—	—	—	—	—	—	—
JMP addr16	3	3	0	0	word (PC) ← addr16	—	—	—	—	—	—	—	—	—	—
JMP @ear	2	3	1	0	word (PC) ← (ear)	—	—	—	—	—	—	—	—	—	—
JMP @eam	2+	4+ (a)	0	(c)	word (PC) ← (eam)	—	—	—	—	—	—	—	—	—	—
JMPP @ear *3	2	5	2	0	word (PC) ← (ear), (PCB) ← (ear +2)	—	—	—	—	—	—	—	—	—	—
JMPP @eam *3	2+	6+ (a)	0	(d)	word (PC) ← (eam), (PCB) ← (eam +2)	—	—	—	—	—	—	—	—	—	—
JMPP addr24	4	4	0	0	word (PC) ← ad24 0 to 15, (PCB) ← ad24 16 to 23	—	—	—	—	—	—	—	—	—	—
CALL @ear *4	2	6	1	(c)	word (PC) ← (ear)	—	—	—	—	—	—	—	—	—	—
CALL @eam *4	2+	7+ (a)	0	2× (c)	word (PC) ← (eam)	—	—	—	—	—	—	—	—	—	—
CALL addr16 *5	3	6	0	(c)	word (PC) ← addr16	—	—	—	—	—	—	—	—	—	—
CALLV #vct4 *5	1	7	0	2× (c)	Vector call instruction	—	—	—	—	—	—	—	—	—	—
CALLP @ear *6	2	10	2	2× (c)	word (PC) ← (ear) 0 to 15, (PCB) ← (ear) 16 to 23	—	—	—	—	—	—	—	—	—	—
CALLP @eam *6	2+	11+ (a)	0	*2	word (PC) ← (eam) 0 to 15, (PCB) ← (eam) 16 to 23	—	—	—	—	—	—	—	—	—	—
CALLP addr24 *7	4	10	0	2× (c)	word (PC) ← addr0 to 15, (PCB) ← addr16 to 23	—	—	—	—	—	—	—	—	—	—

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 20 Branch 2 Instructions [19 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
CBNE A, #imm8, rel	3	*1	0	0	Branch when byte (A) \neq imm8	—	—	—	—	—	*	*	*	*	—
CWBNE A, #imm16, rel	4	*1	0	0	Branch when word (A) \neq imm16	—	—	—	—	—	*	*	*	*	—
CBNE ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) \neq imm8	—	—	—	—	—	*	*	*	*	—
CBNE eam, #imm8, rel ^{*10}	4+	*3	0	(b)	Branch when byte (eam) \neq imm8	—	—	—	—	—	*	*	*	*	—
CWBNE ear, #imm16, rel	5	*4	1	0	Branch when word (ear) \neq imm16	—	—	—	—	—	*	*	*	*	—
CWBNE eam, #imm16, rel ^{*10}	5+	*3	0	(c)	Branch when word (eam) \neq imm16	—	—	—	—	—	*	*	*	*	—
DBNZ ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) \neq 0	—	—	—	—	—	*	*	*	—	—
DBNZ eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = (eam) – 1, and (eam) \neq 0	—	—	—	—	—	*	*	*	—	*
DWBNZ ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) \neq 0	—	—	—	—	—	*	*	*	—	—
DWBNZ eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = (eam) – 1, and (eam) \neq 0	—	—	—	—	—	*	*	*	—	*
INT #vct8	2	20	0	8× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
INT addr16	3	16	0	6× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
INTP addr24	4	17	0	6× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
INT9	1	20	0	8× (c)	Software interrupt	—	—	R	S	—	—	—	—	—	—
RETI	1	15	0	*7	Return from interrupt	—	—	*	*	*	*	*	*	*	—
LINK #imm8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer area	—	—	—	—	—	—	—	—	—	—
UNLINK	1	5	0	(c)	At constant entry, retrieve old frame pointer from stack.	—	—	—	—	—	—	—	—	—	—
RET ^{*8}	1	4	0	(c)	Return from subroutine	—	—	—	—	—	—	—	—	—	—
RETP ^{*9}	1	6	0	(d)	Return from subroutine	—	—	—	—	—	—	—	—	—	—

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Set to $3 \times (b) + 2 \times (c)$ when an interrupt request occurs, and $6 \times (c)$ for return.

*8: Retrieve (word) from stack

*9: Retrieve (long word) from stack

*10: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
PUSHW A	1	4	0	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (A)	-	-	-	-	-	-	-	-	-	-
PUSHW AH	1	4	0	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (AH)	-	-	-	-	-	-	-	-	-	-
PUSHW PS	1	4	0	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (PS)	-	-	-	-	-	-	-	-	-	-
PUSHW rlst	2	*3	*5	*4	(SP) \leftarrow (SP) -2n, ((SP)) \leftarrow (rlst)	-	-	-	-	-	-	-	-	-	-
POPW A	1	3	0	(c)	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	-	*	-	-	-	-	-	-	-	-
POPW AH	1	3	0	(c)	word (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	-	-	-	-	-	-	-	-	-	-
POPW PS	1	4	0	(c)	word (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	-	-	*	*	*	*	*	*	*	-
POPW rlst	2	*2	*5	*4	(rlst) \leftarrow ((SP)), (SP) \leftarrow (SP) +2n	-	-	-	-	-	-	-	-	-	-
JCTX @A	1	14	0	6× (c)	Context switch instruction	-	-	*	*	*	*	*	*	*	-
AND CCR, #imm8	2	3	0	0	byte (CCR) \leftarrow (CCR) and imm8	-	-	*	*	*	*	*	*	*	-
OR CCR, #imm8	2	3	0	0	byte (CCR) \leftarrow (CCR) or imm8	-	-	*	*	*	*	*	*	*	-
MOV RP, #imm8	2	2	0	0	byte (RP) \leftarrow imm8	-	-	-	-	-	-	-	-	-	-
MOV ILM, #imm8	2	2	0	0	byte (ILM) \leftarrow imm8	-	-	-	-	-	-	-	-	-	-
MOVEA RWi, ear	2	3	1	0	word (RWi) \leftarrow ear	-	-	-	-	-	-	-	-	-	-
MOVEA RWi, eam	2+	2+ (a)	1	0	word (RWi) \leftarrow eam	-	-	-	-	-	-	-	-	-	-
MOVEA A, ear	2	1	0	0	word(A) \leftarrow ear	-	*	-	-	-	-	-	-	-	-
MOVEA A, eam	2+	1+ (a)	0	0	word (A) \leftarrow eam	-	*	-	-	-	-	-	-	-	-
ADDSP #imm8	2	3	0	0	word (SP) \leftarrow (SP) +ext (imm8)	-	-	-	-	-	-	-	-	-	-
ADDSP #imm16	3	3	0	0	word (SP) \leftarrow (SP) +imm16	-	-	-	-	-	-	-	-	-	-
MOV A, brgl	2	*1	0	0	byte (A) \leftarrow (brgl)	Z	*	-	-	-	*	*	-	-	-
MOV brg2, A	2	1	0	0	byte (brg2) \leftarrow (A)	-	-	-	-	-	*	*	-	-	-
NOP	1	1	0	0	No operation	-	-	-	-	-	-	-	-	-	-
ADB	1	1	0	0	Prefix code for accessing AD space	-	-	-	-	-	-	-	-	-	-
DTB	1	1	0	0	Prefix code for accessing DT space	-	-	-	-	-	-	-	-	-	-
PCB	1	1	0	0	Prefix code for accessing PC space	-	-	-	-	-	-	-	-	-	-
SPB	1	1	0	0	Prefix code for accessing SP space	-	-	-	-	-	-	-	-	-	-
NCC	1	1	0	0	Prefix code for no flag change	-	-	-	-	-	-	-	-	-	-
CMR	1	1	0	0	Prefix code for common register bank	-	-	-	-	-	-	-	-	-	-

*1: PCB, ADB, SSB, USB, and SPB : 1 state

DTB, DPR : 2 states

*2: $7 + 3 \times (\text{pop count}) + 2 \times (\text{last register number to be popped})$, 7 when rlst = 0 (no transfer register)

*3: $29 + 3 \times (\text{push count}) - 3 \times (\text{last register number to be pushed})$, 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

MB90590 Series

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVB A, dir:bp	3	5	0	(b)	byte (A) \leftarrow (dir:bp) b	Z	*	—	—	—	*	*	—	—	—
MOVB A, addr16:bp	4	5	0	(b)	byte (A) \leftarrow (addr16:bp) b	Z	*	—	—	—	*	*	—	—	—
MOVB A, io:bp	3	4	0	(b)	byte (A) \leftarrow (io:bp) b	Z	*	—	—	—	*	*	—	—	—
MOVB dir:bp, A	3	7	0	2× (b)	bit (dir:bp) b \leftarrow (A)	—	—	—	—	—	*	*	—	—	*
MOVB addr16:bp, A	4	7	0	2× (b)	bit (addr16:bp) b \leftarrow (A)	—	—	—	—	—	*	*	—	—	*
MOVB io:bp, A	3	6	0	2× (b)	bit (io:bp) b \leftarrow (A)	—	—	—	—	—	*	*	—	—	*
SETB dir:bp	3	7	0	2× (b)	bit (dir:bp) b \leftarrow 1	—	—	—	—	—	—	—	—	—	*
SETB addr16:bp	4	7	0	2× (b)	bit (addr16:bp) b \leftarrow 1	—	—	—	—	—	—	—	—	—	*
SETB io:bp	3	7	0	2× (b)	bit (io:bp) b \leftarrow 1	—	—	—	—	—	—	—	—	—	*
CLRB dir:bp	3	7	0	2× (b)	bit (dir:bp) b \leftarrow 0	—	—	—	—	—	—	—	—	—	*
CLRB addr16:bp	4	7	0	2× (b)	bit (addr16:bp) b \leftarrow 0	—	—	—	—	—	—	—	—	—	*
CLRB io:bp	3	7	0	2× (b)	bit (io:bp) b \leftarrow 0	—	—	—	—	—	—	—	—	—	*
BBC dir:bp, rel	4	*1	0	(b)	Branch when (dir:bp) b = 0	—	—	—	—	—	—	*	—	—	—
BBC addr16:bp, rel	5	*1	0	(b)	Branch when (addr16:bp) b = 0	—	—	—	—	—	—	*	—	—	—
BBC io:bp, rel	4	*2	0	(b)	Branch when (io:bp) b = 0	—	—	—	—	—	—	*	—	—	—
BBS dir:bp, rel	4	*1	0	(b)	Branch when (dir:bp) b = 1	—	—	—	—	—	—	*	—	—	—
BBS addr16:bp, rel	5	*1	0	(b)	Branch when (addr16:bp) b = 1	—	—	—	—	—	—	*	—	—	—
BBS io:bp, rel	4	*2	0	(b)	Branch when (io:bp) b = 1	—	—	—	—	—	—	*	—	—	—
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	—	—	—	—	—	—	*	—	—	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	—	—	—	—	—	—	—	—	—	—
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	—	—	—	—	—	—	—	—	—	—

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
SWAP	1	3	0	0	byte (A) 0 to 7 \leftrightarrow (A) 8 to 15	—	—	—	—	—	—	—	—	—	—
SWAPW/XCHW A,T	1	2	0	0	word (AH) \leftrightarrow (AL)	—	*	—	—	—	—	—	—	—	—
EXT	1	1	0	0	byte sign extension	X	—	—	—	—	*	*	—	—	—
EXTW	1	2	0	0	word sign extension	—	X	—	—	—	*	*	—	—	—
ZEXT	1	1	0	0	byte zero extension	Z	—	—	—	—	R	*	—	—	—
ZEXTW	1	1	0	0	word zero extension	—	Z	—	—	—	R	*	—	—	—

Note: For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVS/MOVS	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	—	—	—	—	—	—	—	—	—	—
MOVSD	2	*2	*5	*3	Byte transfer @AH- ← @AL-, counter = RW0	—	—	—	—	—	—	—	—	—	—
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
SCEQD	2	*1	*5	*4	Byte retrieval (@AH-) – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ ← AL, counter = RW0	—	—	—	—	—	*	*	—	—	—
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ ← @AL+, counter = RW0	—	—	—	—	—	—	—	—	—	—
MOVSWD	2	*2	*8	*6	Word transfer @AH- ← @AL-, counter = RW0	—	—	—	—	—	—	—	—	—	—
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
SCWEQD	2	*1	*8	*7	Word retrieval (@AH-) – AL, counter = RW0	—	—	—	—	—	*	*	*	*	—
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ ← AL, counter = RW0	—	—	—	—	—	*	*	—	—	—

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, $4 + 7 \times (RW0)$ for count out, and $7 \times n + 5$ when match occurs

*2: 5 when RW0 is 0, $4 + 8 \times (RW0)$ in any other case

*3: $(b) \times (RW0) + (b) \times (RW0)$ when accessing different areas for the source and destination, calculate (b) separately for each.

*4: $(b) \times n$

*5: $2 \times (RW0)$

*6: $(c) \times (RW0) + (c) \times (RW0)$ when accessing different areas for the source and destination, calculate (c) separately for each.

*7: $(c) \times n$

*8: $2 \times (RW0)$

Note : For an explanation of “(a)” to “(d)”, refer to Table 4, “Number of Execution Cycles for Each Type of Addressing,” and Table 5, “Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles.”

MB90590 Series

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90594PF MB90591PF MB90594GPF* MB90F594GPF* MB90F594APF MB90F591APF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V590ACR MB90V590GCR*	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

*: Under development

Dimensions in mm (inches)

MB90590 Series

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka,
Nakahara-ku, Kawasaki-shi,
Kanagawa 211-8588, Japan
Tel: +81-44-754-3763
Fax: +81-44-754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122

<http://www.fujitsu-fme.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220

<http://www.fmap.com.sg/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

F0006

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.